数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7262 数据表(PDF) 53 Page - STMicroelectronics

部件名 ST7262
功能描述  LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS, FLASH OR ROM MEMORY, LVD, WDG, 10-BIT ADC, 2 TIMERS, SCI, SPI
PDF  132 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7262 数据表(HTML) 53 Page - STMicroelectronics

Back Button ST7262 Datasheet HTML 49Page - STMicroelectronics ST7262 Datasheet HTML 50Page - STMicroelectronics ST7262 Datasheet HTML 51Page - STMicroelectronics ST7262 Datasheet HTML 52Page - STMicroelectronics ST7262 Datasheet HTML 53Page - STMicroelectronics ST7262 Datasheet HTML 54Page - STMicroelectronics ST7262 Datasheet HTML 55Page - STMicroelectronics ST7262 Datasheet HTML 56Page - STMicroelectronics ST7262 Datasheet HTML 57Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 132 page
background image
ST7262
53/132
TIMEBASE UNIT (Cont’d)
10.3.5 Low Power Modes
10.3.6 Interrupts
Note: The OVF interrupt event is connected to an
interrupt vector (see Interrupts chapter).
It generates an interrupt if the ITE bit is set in the
TBUCSR register and the I-bit in the CC register is
reset (RIM instruction).
10.3.7 Register Description
TBU COUNTER VALUE REGISTER (TBUCV)
Read/Write
Reset Value: 0000 0000 (00h)
Bit 7:0 = CV[7:0]
Counter Value
This register contains the 8-bit counter value
which can be read and written anytime by soft-
ware. It is continuously incremented by hardware if
TCEN=1.
TBU CONTROL/STATUS REGISTER (TBUCSR)
Read/Write
Reset Value: 0000 0000 (00h)
Bit 7 = Reserved. Forced by hardware to 0
.
Bit 6 = CAS
Cascading Enable
This bit is set and cleared by software. It is used to
cascade the TBU and the PWM/ART timers.
0: Cascading disabled
1: Cascading enabled
Bit 5 = OVF
Overflow Flag
This bit is set only by hardware, when the counter
value rolls over from FFh to 00h. It is cleared by
software reading the TBUCSR register. Writing to
this bit does not change the bit value.
0: No overflow
1: Counter overflow
Bit 4 = ITE
Interrupt enabled.
This bit is set and cleared by software.
0: Overflow interrupt disabled
1: Overflow interrupt enabled. An interrupt request
is generated when OVF=1.
Bit 3 = TCEN
TBU Enable.
This bit is set and cleared by software.
0: TBU counter is frozen and the prescaler is reset.
1: TBU counter and prescaler running.
Bit 2:0 = PR[2:0]
Prescaler Selection
These bits are set and cleared by software to se-
lect the prescaling factor.
Mode
Description
WAIT
No effect on TBU
HALT
TBU halted.
Interrupt
Event
Event
Flag
Enable
Control
Bit
Exit
from
Wait
Exit
from
Halt
Counter Over-
flow Event
OVF
ITE
Yes
No
70
CV7
CV6
CV5
CV4
CV3
CV2
CV1
CV0
70
0
CAS OVF
ITE
TCEN
PR2
PR1
PR0
PR2
PR1
PR0
Prescaler Division Factor
000
2
001
4
010
8
011
16
100
32
101
64
110
128
111
256



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com