数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

T80C5112-RKSCV 数据表(PDF) 11 Page - ATMEL Corporation

部件名 T80C5112-RKSCV
功能描述  8-bit Microcontroller with A/D converter
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

T80C5112-RKSCV 数据表(HTML) 11 Page - ATMEL Corporation

Back Button T80C5112-RKSCV Datasheet HTML 7Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 8Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 9Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 10Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 11Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 12Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 13Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 14Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 15Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 97 page
background image
Rev. B - November 10, 2000
11
Preliminary
T80C5112
· A software instruction which set X2 bit desactivates the precaler/divider, so the internal clock is either Xtal_Osc
or RC_Osc depending on SEL_OSC bit.
6.5. Timer 0 : Clock Inputs
Figure 2. Timer 0 : Clock Inputs
The SCLKT0 bit in OSCCON register allows to select Timer 0 Subsidiary clock. This allow to perform a Real
Time Clock function.
SCLKT0=0: Timer 0 uses the standard T0 pin as clock input ( Standard mode )
SCLKT0=1: Timer 0 uses the special Sub Clock as clock input.
When the subclock input is selected for Timer 0 and the crystal oscillator is selected for CPU and peripherals, the
CKRL prescaler must be set to FF (division factor 2) in order to assure a proper count on Timer 0.
With a 32 kHz crystal, the timer interrupt can be set from 1/256 to 256 seconds to perform a Real Time Clock
(RTC) function. The power consumption will be very low as the CPU is in idle mode at 32 KHz most of the time.
When more CPU power is needed, the internal RC oscillator is activated and used by the CPU and the others
peripherals.
6.6. Registers
6.6.1. Configuration byte
The configuration byte is a special register. Its content is defined by the diffusion mask in the ROM version or
is rerad or written by the OTP programmer in the OTP version. This register can also be accessed as a read only
register.
CONF - Configuration byte (EFh)
7
6
5
4
3
2
1
0
LB1
LB2
LB3
RST_OSC
XT_SP
RST_EXT
OSCC_OFF
Bit
Number
Bit
Mnemonic
Description
7:5
-
Program memory lock bits
See chapter program memory for the deÞnition of these bits..
SCLKT0
1
0
CkIdle
:6
T0 pin
Sub Clock
C/T
1
0
OSCCON
TMOD
Gate
INT0
TR0
Timer 0
Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com