数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

T80C5112-RKSCV 数据表(PDF) 31 Page - ATMEL Corporation

部件名 T80C5112-RKSCV
功能描述  8-bit Microcontroller with A/D converter
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

T80C5112-RKSCV 数据表(HTML) 31 Page - ATMEL Corporation

Back Button T80C5112-RKSCV Datasheet HTML 27Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 28Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 29Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 30Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 31Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 32Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 33Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 34Page - ATMEL Corporation T80C5112-RKSCV Datasheet HTML 35Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 97 page
background image
Rev. B - November 10, 2000
31
Preliminary
T80C5112
11. Serial I/O Ports enhancements
The serial I/O ports in the T80C5112 are compatible with the serial I/O port in the 80C52.
They provide both synchronous and asynchronous communication modes. They operate as Universal Asynchronous
Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and
reception can occur simultaneously and at different baud rates
Serial I/O ports include the following enhancements:
· Framing error detection
· Automatic address recognition
11.1. Framing Error Detection
Framing bit error detection is provided for the three asynchronous modes (modes 1, 2 and 3). To enable the framing
bit error detection feature, set SMOD0 bit in PCON register (See Figure 10).
Figure 10. Framing Error Block Diagram
When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop
bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit
is not found, the Framing Error bit (FE) in SCON register (See Table 18) bit is set.
Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can
clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled,
RI rises on stop bit instead of the last data bit (See Figure 11. and Figure 12.).
Figure 11. UART Timings in Mode 1
SM0 to UART mode control (SMOD0 = 0 for UART)
RI
TI
RB8
TB8
REN
SM2
SM1
IDL
PD
GF0
GF1
POF
-
SMOD0
SMOD1
To UART framing error control
Set FE bit if stop bit is 0 (framing error) (SMOD0 = 1 for UART)
SCON for UART (98h) (SCON_1 for UART_1 (C0h))
PCON for UART (87h) (SMOD bits for UART_1
are located in BDRCON_1)
SM0/FE
Data byte
RI
SMOD0=X
Stop
bit
Start
bit
RXD
D7
D6
D5
D4
D3
D2
D1
D0
FE
SMOD0=1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com