TAS3218IPZP datasheet(23/78 Pages) TI

23 / 78 page

Embedded M8051 WARP Microcontroller

M8051 Addressing Modes

M8051 Boot-Up Sequence

TAS3218

www.ti.com ....................................................................................................................................................................................................... SLES235 – JULY 2008

The embedded M8051 WARP microcontroller provides the overall control for the TAS3218 device. This control

includes device initialization, memory loading, I2C transactions, control pin operations, and participation in most

processing tasks requiring multi-frame processing cycles.

The microcontroller has its own data RAM for storing intermediate values and queuing I2C commands, a fixed

boot program ROM and a programmable program RAM. The microprocessors boot program cannot be altered.

The microcontroller has specialized hardware for a master and slave interface operation, Volume Updates, and a

programmable interval timer interrupt.

The 256 bytes of Internal Data Memory address space is accessible using indirect addressing instructions

(including stack operations). However, only the lower 128 bytes are accessible using direct addressing. The

upper 128 bytes of direct address Data Memory space are used to access ESFRs.

There are four directly addressable register banks, only one of which may be selected at one time. The register

banks occupy Internal Data Memory addresses from 00 hex to 1F hex.

Bit Addressing

The 16 bytes of Internal Data Memory that occupy addresses from 20 hex to 2F hex are bit-addressable. SFRs

that have addresses of the form 1XXXX000 binary are also bit-addressable.

Scratchpad

Internal data memory occupying direct addresses from 30 hex to 7F hex can be used as scratch pad registers or

for the stack.

External Data Memory

External Data RAM occupies a 64K address space. This space contains the External Special Function Data

Registers ESFRs. The ESFRs permit access and control of the hardware features and internal interfaces of the

TAS3218 Digital Signal Processor.

Figure 17 shows the boot-up sequence. M8051 MCU ROM code follows this sequence after device reset

release. After Micro completes boot up application code (RAM code), the microcontroller switches the program

counter from ROM to RAM code by pc_source(esfr - 0xFD).

Submit Documentation Feedback

Product Folder Link(s): TAS3218

TAS3218IPZP 数据表(PDF) 23 Page - Texas Instruments

TAS3218IPZP 数据表(HTML) 23 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

数据表下载