HD6417618 datasheet(368/646 Pages) RENESAS

368 / 646 page

Section 14 Serial Communication Interface with FIFO (SCIF)

Rev. 6.00 Jun. 12, 2007 Page 336 of 610

REJ09B0131-0600

Bit

Bit Name

Initial

value

R/W

Description

R/W

Receive Enable

Enables or disables the SCIF serial receiver.

0:Receiver disabled*

1: Receiver enabled*

Notes:1. Clearing RE to 0 does not affect the receive

flags (DR, ER, BRK, RDF, FER, PER, and

ORER). These flags retain their previous

values.

2. Serial reception starts when a start bit is

detected in asynchronous mode, or

synchronous clock input is detected in

synchronous mode. Select the receive format

in SCSMR and SCFCR and reset the receive

FIFO before setting RE to 1.

REIE

Receive Error Interrupt Enable

Enables or disables the receive-error (ERI) interrupts

and break (BRI) interrupts. The setting of REIE bit is

valid only when RIE bit is set to 0.

0: Receive-error interrupt (ERI) and break interrupt

(BRI) requests are disabled*

1: Receive-error interrupt (ERI) and break interrupt

(BRI) requests are enabled

Note: * ERI or BRI interrupt requests can be cleared

by reading the ER, BR or ORER flag after it

has been set to 1, then clearing the flag to 0, or

by clearing RIE and REIE to 0. Even if RIE is

set to 0, when REIE is set to 1, ERI or BRI

interrupt requests are enabled.



Reserved

This bit is always read as 0. The write value should

always be 0.

HD6417618 数据表(PDF) 368 Page - Renesas Technology Corp

HD6417618 数据表(HTML) 368 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载