HD6417618 datasheet(84/646 Pages) RENESAS

84 / 646 page

Section 3 Cache

Rev. 6.00 Jun. 12, 2007 Page 52 of 610

REJ09B0131-0600

3.2

The cache has the following registers. For details on register addresses and register states during

each process, refer to section 20, List of Registers.

• Cache control register 1 (CCR1)

• Cache control register 3 (CCR3)*

Note: * Supported only by the SH7618.

3.2.1

Cache Control Register 1 (CCR1)

The cache is enabled or disabled by the CE bit in CCR1. CCR1 also has the CF bit (which

invalidates all cache entries), and the WT and CB bits (which select either write-through mode or

write-back mode). Programs that change the contents of CCR1 should be placed in the address

space that is not cached.

Bit

Bit Name

Initial

Value

R/W

Description

31 to 4

—

All 0

Reserved

These bits are always read as 0. The write value

should always be 0.

R/W

Cache Flush

Writing 1 flushes all cache entries meaning that it

clears the V, U, and LRU bits of all cache entries to

0. This bit is always read as 0. Write-back to

external memory is not performed when the cache is

flushed.

R/W

Write-Back

Indicates the cache operating mode for H'80000000

to H'9FFFFFFF.

0: Write-through mode

1: Write-back mode

R/W

Write-Through

Indicates the cache operating mode for H'00000000

to H'7FFFFFFF and H'C0000000 to H'DFFFFFFF.

0: Write-back mode

1: Write-through mode

HD6417618 数据表(PDF) 84 Page - Renesas Technology Corp

HD6417618 数据表(HTML) 84 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载