| 数据搜索系统,热门电子元器件搜索 |
|
HD6417618 数据表(PDF) 83 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6417618 数据表(HTML) 83 Page - Renesas Technology Corp |
|
83 / 646 page ![]() Section 3 Cache Rev. 6.00 Jun. 12, 2007 Page 51 of 610 REJ09B0131-0600 3.1.2 Divided Areas and Cache A 4-G byte address space is divided into five areas with the architecture of this LSI. The cache access methods can be specified for each area. Table 3.2 lists the correspondence between the divided areas and cache. Table 3.2 Correspondence between Divided Areas and Cache Address Area Cacheable Cache Operating Control H'00000000 to H'7FFFFFFF P0 Cacheable WT bit in CCR1 H'80000000 to H'9FFFFFFF P1 Cacheable CB bit in CCR1 H'A0000000 to H'BFFFFFFF P2 Non cacheable H'C0000000 to H'DFFFFFFF P3 Cacheable WT bit in CCR1 H'E0000000 to H'FFFFFFFF P4 Non cacheable (internal I/O) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |