HD6417618 datasheet(491/646 Pages) RENESAS

491 / 646 page

Section 17 I/O Ports

Rev. 6.00 Jun. 12, 2007 Page 459 of 610

REJ09B0131-0600

17.2

Port B

Port B of this LSI is an I/O port with 14 pins as shown in figure 17.2.

PB09 (input/output)/

CE2A (output)

PB08 (input/output)/

CS6B (output)/CE1B (output)

PB07 (input/output)/

CE2B (output)

PB06 (input/output)/

ICIOWR (output)

PB05 (input/output)/

ICIORD (output)

PB02 (input/output)/CKE (output)

PB03 (input/output)/

CAS (output)

PB04 (input/output)/

RAS (output)

PB01 (input/output)/

IOIS16 (input)

PB00 (input/output)/

WAIT (input)

PB10 (input/output)/

CS5B (output)/CE1A (output)

PB11 (input/output)/

CS4 (output)

PB12 (input/output)/

CS3 (output)

PB13 (input/output)/

BS (output)

Port B

Figure 17.2 Port B

17.2.1

Port B is a 14-bit I/O port that has a following register. For details on the address of this register

and the states of this register in each processing state, see section 20, List of Registers.

• Port B data register L (PBDRL)

17.2.2

Port B Data Register L (PBDRL)

PBDRL is a 16-bit readable/writable register which stores data for port B. Bits PB13DR to

PB0DR correspond to pins PB13 to PB00. (Description of multiplexed functions is omitted.)

When the pin function is general output port, if the value is written to PBDRL, the value is output

from the pin; if PBDRL is read, the value written to the register is directly read regardless of the

pin state.

HD6417618 数据表(PDF) 491 Page - Renesas Technology Corp

HD6417618 数据表(HTML) 491 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载