| 数据搜索系统,热门电子元器件搜索 |
|
HD6417618 数据表(PDF) 255 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6417618 数据表(HTML) 255 Page - Renesas Technology Corp |
|
255 / 646 page ![]() Section 10 Power-Down Modes Rev. 6.00 Jun. 12, 2007 Page 223 of 610 REJ09B0131-0600 10.5 Software Standby Mode 10.5.1 Transition to Software Standby Mode This LSI switches from a program execution state to software standby mode by executing the SLEEP instruction when the STBY bit in STBCR is 1. In software standby mode, not only the CPU but also the clock and on-chip peripheral modules halt. The clock output from the CKIO pin also halts. The contents of the CPU and cache registers remain unchanged. Some registers of on-chip peripheral modules are, however, initialized. Table 10.3 lists the states of on-chip peripheral modules registers in software standby mode. Table 10.3 Register States in Software Standby Mode Module Registers Initialized Registers Retaining Data Interrupt controller (INTC) All registers Clock pulse generator (CPG) All registers User break controller (UBC) All registers Bus state controller (BSC) All registers Ethernet controller (EtherC) All registers Direct memory access controller for Ethernet controller (E-DMAC) All registers I/O port All registers User debugging interface (H-UDI) All registers Serial communication interface with FIFO (SCIF0 to SCIF2) All registers Compare match timer (CMT0 and CMT1) All registers Host interface (HIF) All registers |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |