HD6417618 datasheet(320/646 Pages) RENESAS

320 / 646 page

Section 12 Ethernet Controller Direct Memory Access Controller (E-DMAC)

Rev. 6.00 Jun. 12, 2007 Page 288 of 610

REJ09B0131-0600

(a)

Receive Descriptor 0 (RD0)

RD0 indicates the receive frame status. The CPU and E-DMAC use RD0 to report the frame

receive status.

Bit

Bit Name

Initial

value

R/W

Description

RACT

R/W

Receive Descriptor Active

Indicates that this descriptor is active. The E-DMAC

resets this bit after receive data has been transferred

to the receive buffer. On completion of receive frame

processing, the CPU sets this bit to prepare for

reception.

0: The receive descriptor is invalid.

Indicates that the receive buffer is not ready

(access disabled by E-DMAC), or this bit has been

reset by a write-back operation on termination of

E-DMAC frame transfer processing (completion or

suspension of reception).

If this state is recognized in an E-DMAC descriptor

read, the E-DMAC terminates receive processing

and receive operations cannot be continued.

Reception can be restarted by setting RACT to 1

and executing receive initiation.

1: The receive descriptor is valid

Indicates that the receive buffer is ready (access

enabled) and processing for frame transfer from

the FIFO has not been executed, or that frame

transfer is in progress.

When this state is recognized in an E-DMAC

descriptor read, the E-DMAC continues with the

receive operation.

RDLE

R/W

Receive Descriptor List Last

After completion of the corresponding buffer transfer,

the E-DMAC references the first receive descriptor.

This specification is used to set a ring configuration

for the receive descriptors.

0: This is not the last receive descriptor list

1: This is the last receive descriptor list

HD6417618 数据表(PDF) 320 Page - Renesas Technology Corp

HD6417618 数据表(HTML) 320 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载