数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS42436 数据表(PDF) 49 Page - Cirrus Logic

部件名 CS42436
功能描述  108 dB, 192 kHz 6-In, 6-Out TDM CODEC
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS42436 数据表(HTML) 49 Page - Cirrus Logic

Back Button CS42436 Datasheet HTML 45Page - Cirrus Logic CS42436 Datasheet HTML 46Page - Cirrus Logic CS42436 Datasheet HTML 47Page - Cirrus Logic CS42436 Datasheet HTML 48Page - Cirrus Logic CS42436 Datasheet HTML 49Page - Cirrus Logic CS42436 Datasheet HTML 50Page - Cirrus Logic CS42436 Datasheet HTML 51Page - Cirrus Logic CS42436 Datasheet HTML 52Page - Cirrus Logic CS42436 Datasheet HTML 53Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 61 page
background image
DS647F2
49
CS42436
7.12
ADC Channel Invert (Address 17h)
7.12.1
Invert Signal Polarity (INV_AINX)
Default = 0
0 - Disabled
1 - Enabled
Function:
When enabled, these bits will invert the signal polarity of their respective channels.
7.13
Status (Address 19h) (Read Only)
For all bits in this register, a “1” means the associated error condition has occurred at least once since the
register was last read. A”0” means the associated error condition has NOT occurred since the last reading
of the register. Reading the register resets all bits to 0. Status bits that are masked off in the associated
mask register will always be “0” in this register.
7.13.1
CLOCK ERROR (CLK ERROR)
Default = x
Function:
Indicates an invalid MCLK to FS ratio. This status flag is set to “Level Active Mode” and becomes active
during the error condition. See “System Clocking” on page 33 for valid clock ratios.
7.13.2
ADC Overflow (ADCX_OVFL)
Default = x
Function:
Indicates that there is an over-range condition anywhere in the CS42436 ADC signal path of each of the
associated ADC’s.
7.14
Status Mask (Address 1Ah)
Default = 0000
Function:
The bits of this register serve as a mask for the error sources found in the register “Status (Address 19h)
(Read Only)” on page 49. If a mask bit is set to 1, the error is unmasked, meaning that its occurrence will
affect the status register. If a mask bit is set to 0, the error is masked, meaning that its occurrence will not
affect status register. The bit positions align with the corresponding bits in the Status register.
7
6
5
432
10
Reserved
Reserved
INV_AIN6
INV_AIN5
INV_AIN4
INV_AIN3
INV_AIN2
INV_AIN1
76
5
4
3
2
1
0
Reserved
Reserved
Reserved
Reserved
CLK Error
ADC3_OVFL
ADC2_OVFL
ADC1_OVFL
76
5
4
3
2
1
0
Reserved
Reserved
Reserved
Reserved
CLK Error_M
ADC3_OV
FL_M
ADC2_OVFL_M
ADC1_OVFL_M



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com