数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS42436 数据表(PDF) 37 Page - Cirrus Logic

部件名 CS42436
功能描述  108 dB, 192 kHz 6-In, 6-Out TDM CODEC
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS42436 数据表(HTML) 37 Page - Cirrus Logic

Back Button CS42436 Datasheet HTML 33Page - Cirrus Logic CS42436 Datasheet HTML 34Page - Cirrus Logic CS42436 Datasheet HTML 35Page - Cirrus Logic CS42436 Datasheet HTML 36Page - Cirrus Logic CS42436 Datasheet HTML 37Page - Cirrus Logic CS42436 Datasheet HTML 38Page - Cirrus Logic CS42436 Datasheet HTML 39Page - Cirrus Logic CS42436 Datasheet HTML 40Page - Cirrus Logic CS42436 Datasheet HTML 41Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 61 page
background image
DS647F2
37
CS42436
Since the read operation cannot set the MAP, an aborted write operation is used as a preamble. As shown
in Figure 19, the write operation is aborted after the acknowledge for the MAP byte by sending a stop con-
dition. The following pseudocode illustrates an aborted write operation followed by a read operation.
Send start condition.
Send 10010xx0 (chip address & write operation).
Receive acknowledge bit.
Send MAP byte, auto increment off.
Receive acknowledge bit.
Send stop condition, aborting write.
Send start condition.
Send 10010xx1(chip address & read operation).
Receive acknowledge bit.
Receive byte, contents of selected register.
Send acknowledge bit.
Send stop condition.
Setting the auto-increment bit in the MAP allows successive reads or writes of consecutive registers. Each
byte is separated by an acknowledge bit.
5.8
Recommended Power-Up Sequence
5.8.1
Hardware Mode
1.
Hold RST low until the power supply, clocks and hardware control pins are stable. In this state, the
control port is reset to its default settings and VQ will remain low.
2.
Bring RST high. The device will initially be in a low power state with VQ low.
3.
The device will initiate the Hardware Mode power up sequence. All features will default to the
Hardware Mode defaults as listed in Table 2 on page 26 according to the Hardware Mode control
pins. VQ will quick-charge to approximately VA/2 and the analog output bias will clamp to VQ.
4.
Following approximately 2000 sample periods, the device is initialized and ready for normal operation.
Note:
During the Hardware Mode power-up sequence, there must be no transitions on any of the hard-
ware control pins.
SCL
CHIP ADDRESS (WRITE)
MAP BYTE
DATA
DATA +1
START
ACK
STOP
ACK
ACK
ACK
1
0
0
1
0 AD1 AD0 0
SDA
1
0
0
1
0 AD1 AD0 1
CHIP ADDRESS (READ)
START
INCR
6
5
4
3
2
1
0
7
0
7
0
7
0
NO
16
8
9
12 13 14 15
4
5
6
7
0
1
20 21 22 23 24
26 27 28
2
3
10 11
17 18
19
25
ACK
DATA + n
STOP
Figure 19. Control Port Timing, I²C Read



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com