数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS42436 数据表(PDF) 43 Page - Cirrus Logic

部件名 CS42436
功能描述  108 dB, 192 kHz 6-In, 6-Out TDM CODEC
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS42436 数据表(HTML) 43 Page - Cirrus Logic

Back Button CS42436 Datasheet HTML 39Page - Cirrus Logic CS42436 Datasheet HTML 40Page - Cirrus Logic CS42436 Datasheet HTML 41Page - Cirrus Logic CS42436 Datasheet HTML 42Page - Cirrus Logic CS42436 Datasheet HTML 43Page - Cirrus Logic CS42436 Datasheet HTML 44Page - Cirrus Logic CS42436 Datasheet HTML 45Page - Cirrus Logic CS42436 Datasheet HTML 46Page - Cirrus Logic CS42436 Datasheet HTML 47Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 61 page
background image
DS647F2
43
CS42436
7.4
Functional Mode (Address 03h)
7.4.1
MCLK Frequency (MFREQ[2:0])
Default = 000
Function:
Sets the appropriate frequency for the supplied MCLK. For TDM operation, SCLK must equal 256Fs.
MCLK can be equal to or greater than SCLK.
7.5
MISCELLANEOUS CONTROL (Address 04h)
7.5.1
Freeze Controls (FREEZE)
Default = 0
Function:
This function will freeze the previous settings of, and allow modifications to be made to the channel mutes,
the DAC and ADC Volume Control/Channel Invert registers without the changes taking effect until the
FREEZE is disabled. To have multiple changes in these control port registers take effect simultaneously,
enable the FREEZE bit, make all register changes, then disable the FREEZE bit.
7.5.2
Auxiliary Digital Interface Format (AUX_DIF)
Default = 0
0 - Left Justified
1 - I²S
Function:
This bit selects the digital interface format used for the AUX Serial Port. The required relationship between
the Left/Right clock, serial clock and serial data is defined by the Digital Interface Format and the options
are detailed in Figures 17-18.
7
6
5
432
10
Reserved
Reserved
Reserved
Reserved
MFreq2
MFreq1
MFreq0
Reserved
Ratio (xFs)
MFreq2
MFreq1
MFreq0
Description
SSM
DSM
QSM
00
0
1.0290 MHz to 12.8000 MHz
256
N/A
N/A
00
1
1.5360 MHz to 19.2000 MHz
384
N/A
N/A
01
0
2.0480 MHz to 25.6000 MHz
512
256
N/A
01
1
3.0720 MHz to 38.4000 MHz
768
384
N/A
1X
X
4.0960 MHz to 51.2000 MHz
1024
512
256
Table 7. MCLK Frequency Settings
7
6
5
432
10
FREEZE
AUX_DIF
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com