 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
MCP3421 数据表(PDF) 25 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3421 数据表(HTML) 25 Page - Microchip Technology |
|
|
25 / 42 page  © 2009 Microchip Technology Inc. DS22003E-page 25 MCP3421 High-Speed Mode (3.4 MHz): Not recommended for VDD < 2.7V Clock frequency fSCL —— 3.4 MHz Cb = 100 pF —— 1.7 MHz Cb = 400 pF Clock high time THIGH 60 — — ns Cb = 100 pF, fSCL = 3.4 MHz 120 — — ns Cb = 400 pF, fSCL = 1.7 MHz Clock low time TLOW 160 — — ns Cb = 100 pF, fSCL = 3.4 MHz 320 — — ns Cb = 400 pF, fSCL = 1.7 MHz SCL rise time (Note 1) TR — — 40 ns From VIL to VIH, Cb = 100 pF, fSCL = 3.4 MHz — — 80 ns From VIL to VIH, Cb = 400 pF, fSCL = 1.7 MHz SCL fall time (Note 1) TF — — 40 ns From VIH to VIL, Cb = 100 pF, fSCL = 3.4 MHz — — 80 ns From VIH to VIL, Cb = 400 pF, fSCL = 1.7 MHz SDA rise time (Note 1) TR: DAT — — 80 ns From VIL to VIH, Cb = 100 pF, fSCL = 3.4 MHz — — 160 ns From VIL to VIH, Cb = 400 pF, fSCL = 1.7 MHz SDA fall time (Note 1) TF: DATA — — 80 ns From VIH to VIL, Cb = 100 pF, fSCL = 3.4 MHz — — 160 ns From VIH to VIL, Cb = 400 pF, fSCL = 1.7 MHz Data hold time (Note 4) THD:DAT 0 — 70 ns Cb = 100 pF, fSCL = 3.4 MHz 0— 150 ns Cb = 400 pF, fSCL = 1.7 MHz Output valid from clock (Notes 2 and 3) TAA —— 150 ns Cb = 100 pF, fSCL = 3.4 MHz —— 310 ns Cb = 400 pF, fSCL = 1.7 MHz START condition hold time THD:STA 160 — — ns START (Repeated) condition setup time TSU:STA 160 — — ns Data input setup time TSU:DAT 10 — — ns STOP condition setup time TSU:STO 160 — — ns TABLE 5-4: I2C SERIAL TIMING SPECIFICATIONS (CONTINUED) Electrical Specifications: Unless otherwise specified, all limits are specified for T A = -40 to +85°C, VIN+ = VIN- = VREF/2, VSS = 0V, VDD = +2.7V to +5.0V. Parameters Sym Min Typ Max Units Conditions Note 1: This parameter is ensured by characterization and not 100% tested. 2: This specification is not a part of the I2C specification. This specification is equivalent to the Data Hold Time (THD:DAT) plus SDA Fall (or rise) time: TAA = THD:DAT + TF (OR TR). 3: If this parameter is too short, it can create an unintended Start or Stop condition to other devices on the bus line. If this parameter is too long, Clock Low time (TLOW) can be affected. 4: For Data Input: This parameter must be longer than t SP. If this parameter is too long, the Data Input Setup (TSU:DAT) or Clock Low time (TLOW) can be affected. For Data Output: This parameter is characterized, and tested indirectly by testing TAA parameter. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
