| 数据搜索系统,热门电子元器件搜索 |
|
MPC5643L 数据表(PDF) 76 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5643L 数据表(HTML) 76 Page - Freescale Semiconductor, Inc |
|
76 / 98 page ![]() MPC5643L Microcontroller Data Sheet, Rev. 3 Preliminary—Subject to Change Without Notice Electrical characteristics Freescale Semiconductor 76 From this formula, in the worst case (when VA is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on CF value: Eqn. 15 Table 25. ADC conversion characteristics (operating) Symbol Parameter Conditions1 NOTES: 1 V DD = 3.3 V, TJ = –40 to +150 °C, unless otherwise specified and analog input voltage from VAGND to VAREF. Min Typ Max Unit fCK SR ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_CK2 frequency) 2 AD_CK clock is always half of the ADC module input clock defined via the auxiliary clock divider for the ADC. —3 — 60 MHz fs SR Sampling frequency — — — 1.00 MHz tADC_S D Sample time3 3 During the sample time the input capacitance CS can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within tADC_S. After the end of the sample time tADC_S, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock tADC_S depend on programming. TBD TBD — — ns TBD — — TBD µs tADC_C P Conversion time 4 4 This parameter does not include the sample time t ADC_S, but only the time for determining the digital result and the time to load the result register with the conversion result. TBD 0.625 — — µs CS 5 5 See Figure 22. D ADC input sampling capacitance — — — 7.32 pF CP1 5 D ADC input pin capacitance 1 — — — TBD pF CP2 5 D ADC input pin capacitance 2 — — — TBD pF RSW1 5 D Internal resistance of analog source VREF range = 4.5 to 5.5 V — — 0.6 k Ω VREF range = 3.0 to 3.6 V — — 0.9 k Ω RAD 5 D Internal resistance of analog source — — — 825 Ω IINJ T Input current injection Current injection on one ADC input, different from the converted one. Remains within TUE spec. TBD — TBD mA INL P Integral non linearity — –3 — 3 LSB DNL P Differential non linearity — –1.0 — 1.0 LSB OFS T Offset error — –4 — 4 LSB GNE T Gain error — — ±1 — LSB TUE P Total unadjusted error without current injection — –6 — 6 LSB TUE T Total unadjusted error with current injection — TBD — TBD LSB C F 2048 C S • > |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |