MPC5643L datasheet(16/98 Pages) FREESCALE

16 / 98 page

MPC5643L Microcontroller Data Sheet, Rev. 3

Preliminary—Subject to Change Without Notice

Overview

Freescale Semiconductor

1.3.27

FlexRay

The FlexRay module provides the following features:

•

Full implementation of FlexRay Protocol Specification 2.1

•

64 configurable message buffers can be handled

•

Dual channel or single channel mode of operation, each as fast as 10 Mbit/s data rate

•

Message buffers configurable as transmit, receive, or receive FIFO

•

Message buffer size configurable

•

Message filtering for all message buffers based on Frame ID, cycle count, and message ID

•

Programmable acceptance filters for receive FIFO message buffers

•

Memory mapped message buffers (shared using the MPU)

•

ECC to cover lookup table and data SRAM

1.3.28

Serial communication interface module (LINFlex)

The LINFlex on this device features the following:

•

Supports LIN Master mode, LIN Slave mode and UART mode

•

LIN state machine compliant to LIN1.3, 2.0, and 2.1 specifications

•

Manages LIN frame transmission and reception without CPU intervention

•

LIN features

— Autonomous LIN frame handling

— Message buffer to store as many as 8 data bytes

— Supports messages as long as 64 bytes

— Detection and flagging of LIN errors (Sync field, delimiter, ID parity, bit framing, checksum and Time-out errors)

— Classic or extended checksum calculation

— Configurable break duration of up to 36-bit times

— Programmable baud rate prescalers (13-bit mantissa, 4-bit fractional)

— Diagnostic features (Loop back, LIN bus stuck dominant detection)

— Interrupt driven operation with 16 interrupt sources

•

LIN slave mode features

— Autonomous LIN header handling

— Autonomous LIN response handling

•

UART mode

— Full-duplex operation

— Standard non return-to-zero (NRZ) mark/space format

— Data buffers with 4-byte receive, 4-byte transmit

— Configurable word length (8-bit, 9-bit, or 16-bit words)

— Configurable parity scheme: none, odd, even, always 0

— Speed as fast as 2 Mbit/s

— Error detection and flagging (Parity, Noise and Framing errors)

— Interrupt driven operation with four interrupt sources

— Separate transmitter and receiver CPU interrupt sources

— 16-bit programmable baud-rate modulus counter and 16-bit fractional

— Two receiver wake-up methods

•

Support for DMA enabled transfers

MPC5643L 数据表(PDF) 16 Page - Freescale Semiconductor, Inc

MPC5643L 数据表(HTML) 16 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

数据表下载