AT697F datasheet(11/155 Pages) ATMEL

11 / 155 page

7703C–AERO–6/09

AT697F ADVANCE INFORMATION

This active low output is the chip-select signal for the memory mapped I/O area.

SDRAM Interface

SDCLK - SDRAM clock (output)

SDRAM clock provides the SDRAM interface clock reference.

SDCAS* - SDRAM column address strobe (output)

This active low signal provides a common CAS for all SDRAM devices.

SDCS*[1:0] - SDRAM chip select (output)

These active low outputs provide the chip select signals for the two SDRAM banks.

SDDQM[3:0] - SDRAM data mask (output)

These active low outputs provide the DQM signals for both SDRAM banks.

SDRAS*- SDRAM row address strobe (output)

This active low signal provides a common RAS for all SDRAM devices.

SDWE* - SDRAM write strobe (output)

This active low signal provides a common write strobe for all SDRAM devices.

System Signals

CLK - Processor clock (input)

The CLK input provides the main processor clock reference.

RESET* - Processor reset (input)

When asserted, this active low input will reset the processor and all on-chip peripherals.

WDOG* - Watchdog time-out (open-drain output)

This active low output is asserted when the watchdog expires.

BEXC* - Bus exception (input)

This active low input is sampled simultaneously with the data during accesses on the memory

bus. If asserted, a memory error will be generated.

ERROR* - Processor error (open-drain output)

This active low output is asserted when the processor has entered error state and is halted. This

happens when traps are disabled and a synchronous (un-maskable) trap occurs.

PIO[15:0] - Parallel I/O port (bi-directional)

These bi-directional signals can be used as inputs or outputs to control external devices.

BYPASS - PLL bypass (input)

When driven to VCC, this active high input set the PLL in bypass mode. The device is then

directly clocked by the external clock. When grounded, the device is clocked through the PLL.

SKEW[1:0] - Clock tree skew (input)

These input signals configurate the programmable skew on the triplicated clock trees.

LOCK - PLL lock (output)

This active high output is asserted when the PLL output (internal node) is locked at the fre-

quency corresponding to four times the input command.

DSU Signals

DSUACT - DSU active (output)

This active high output is asserted when the processor is in debug mode and controlled by the

DSU.

DSUBRE - DSU break enable (input)

AT697F 数据表(PDF) 11 Page - ATMEL Corporation

AT697F 数据表(HTML) 11 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载