ADRF6602ACPZ-R7 datasheet(16/24 Pages) AD

16 / 24 page

ADRF6602

Rev. 0 | Page 16 of 24

LO SELECTION LOGIC

The downconverting mixer in the ADRF6602 can be used

without the internal PLL by applying an external differential

LO to Pin 37 and Pin 38 (LON and LOP). In addition, when

using an LO generated by the internal PLL, the LO signal can

be accessed directly at these same pins. This function can be

used for debugging purposes, or the internally generated LO

can be used as the LO for a separate mixer.

The operation of the LO generation and whether LOP and LON

are inputs or outputs are determined by the logic levels applied

at Pin 16 (PLL_EN) and Pin 36 (LODRV_EN), as well as Bit DB3

(LDRV) and Bit DB6 (PLEN) in Register 5. The combination of

externally applied logic and internal bits required for particular

LO functions is given in Table 8.

Table 8. LO Selection Logic

Pins1

Outputs

Pin 16 (PLL_EN)

Pin 36 (LODRV_EN)

Bit DB6 (PLEN)

Bit DB3 (LDRV)

Output Buffer

Disabled

External

Disabled

External

Disabled

External

Disabled

Internal

Enabled

Internal

Enabled

Internal

1 X = don’t care.

ADRF6602ACPZ-R7 数据表(PDF) 16 Page - Analog Devices

ADRF6602ACPZ-R7 数据表(HTML) 16 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表下载

链接网址

ADRF6602ACPZ-R7 数据表(PDF) 16 Page - Analog Devices

ADRF6602ACPZ-R7 数据表(HTML) 16 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

数据表 下载

链接网址

数据表下载