 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
AM1806 数据表(PDF) 63 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM1806 数据表(HTML) 63 Page - Texas Instruments |
|
|
63 / 241 page  AM1806 www.ti.com SPRS658B – FEBRUARY 2010 – REVISED MAY 2010 5.3 Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Junction Temperature (Unless Otherwise Noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Low/full speed: 2.8 USB0_VDDA33 V USB0_DM and USB0_DP High speed: 360 440 mV USB_DM and USB_DP DVDD= 3.15V, IOH = -4 mA 2.4 V High-level output voltage VOH (dual-voltage LVCMOS IOs at 3.3V)(1) DVDD= 3.15V, IOH = -100 mA 2.95 V High-level output voltage DVDD= 1.65V, IOH = -2 mA DVDD-0.45 V (dual-voltage LVCMOS IOs at 1.8V)(1) Low/full speed: 0.0 0.3 V USB_DM and USB_DP High speed: -10 10 mV USB_DM and USB_DP VOL DVDD= 3.15V, IOL = 4mA 0.4 V Low-level output voltage (dual-voltage LVCMOS I/Os at 3.3V) DVDD= 3.15V, IOL = 100 mA 0.2 V Low-level output voltage DVDD= 1.65V, IOL = 2mA 0.45 V (dual-voltage LVCMOS I/Os at 1.8V) VI = VSS to DVDD without opposing ±9 mA internal resistor Input current(1) VI = VSS to DVDD with opposing 70 310 mA (dual-voltage LVCMOS I/Os) internal pullup resistor (3) II (2) VI = VSS to DVDD with opposing -75 -270 mA internal pulldown resistor (3) VI = VSS to DVDD with opposing Input current (DDR2/mDDR I/Os) -77 -286 mA internal pulldown resistor (3) High-level output current(1) IOH All peripherals -6 mA (dual-voltage LVCMOS I/Os) Low-level output current(1) IOL All peripherals 6 mA (dual-voltage LVCMOS I/Os) Input capacitance (dual-voltage LVCMOS) 3 pF Capacit Output capacitance (dual-voltage ance 3 pF LVCMOS) (1) These IO specifications apply to the dual-voltage IOs only and do not apply to the DDR2/mDDR . DDR2/mDDR IOs are 1.8V IOs and adhere to the JESD79-2A standard. (2) II applies to input-only pins and bi-directional pins. For input-only pins, II indicates the input leakage current. For bi-directional pins, II indicates the input leakage current and off-state (Hi-Z) output leakage current. (3) Applies only to pins with an internal pullup (IPU) or pulldown (IPD) resistor. Copyright © 2010, Texas Instruments Incorporated Device Operating Conditions 63 Submit Documentation Feedback Product Folder Link(s): AM1806 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
