CS4294SLASHCS4298 datasheet(58/81 Pages) CIRRUS

58 / 81 page

CS4205

DS489PP4

8. SONY/PHILIPS DIGITAL

INTERFACE (S/PDIF)

The S/PDIF digital output is used to interface the

CS4205 to consumer audio equipment external to

the PC. This output provides an interface for stor-

ing digital audio data or playing digital audio data

to digital speakers. Figure 22 illustrates the circuits

necessary for implementing the IEC-958 optical or

consumer interface. For further information on

S/PDIF operation see application note AN22: Over-

view of Digital Audio Interface Data Structures [3].

For further information on S/PDIF recommended

transformers see application note AN134: AES and

S/PDIF Recommended Transformers [4].

9. EXCLUSIVE FUNCTIONS

Some of the digital pins on the CS4205 have mul-

tiplexed functionality. These functions are mutual-

ly exclusive and cannot be requested at the same

time. The following pairs of functions are mutually

exclusive:

•

GPIO and Serial Data Port (GPIO0 pin is

shared with LRCLK pin, GPIO1 pin is shared

with SDOUT pin, and GPIO[4:2] pins are

shared with SDI[3:1] pins)

•

EAPD and Serial Data Port Serial Clock

(EAPD pin is shared with SCLK pin)

•

S/PDIF and Second Serial Data Port (SPDO pin

is shared with SDO2 pin)

Use of the GPIO0/LRCLK, GPIO1/SDOUT, and

GPIO[4:2]/SDI[3:1] pins for serial data port has

priority over their GPIO functionality. There is no

priority assigned to the other two exclusive func-

tions. A function currently in use must be disabled

or powered down before the corresponding exclu-

sive function can be enabled. The following control

bits for these functions will behave differently than

normal bits: the EAPD bit in the Powerdown Con-

trol/Status Register (Index 26h), the GC[4:0] bits in

the GPIO Pin Configuration Register (Index 4Ch),

the SPEN bit in the S/PDIF Control Register (Index

68h), and the SDI[3:1], SDO2, and SDSC bits in

the Serial Port Control Register (Index 6Ah). These

bits can become read-only bits if they control a fea-

ture that is currently unavailable because the corre-

sponding exclusive feature is already in use, or the

corresponding master control for this feature is not

set.

0.1

µF

DGND

DVdd

SPDO/SDO2

S/PDIF_OUT

TOTX-173

SPDO/SDO2

+5V_PCI

DGND

8.2 k

Ω

DGND

3.3V

247.5

Ω

107.6

Ω

375

Ω

93.75

Ω

Figure 22. S/PDIF Output

CS4294/CS4298 数据表(PDF) 58 Page - Cirrus Logic

CS4294/CS4298 数据表(HTML) 58 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载

链接网址

CS4294/CS4298 数据表(PDF) 58 Page - Cirrus Logic

CS4294/CS4298 数据表(HTML) 58 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表 下载

链接网址

数据表下载