CS4294SLASHCS4298 datasheet(68/81 Pages) CIRRUS

68 / 81 page

CS4205

DS489PP4

13. GROUNDING AND LAYOUT

Figure 33 on page 69 shows the conceptual layout

for the CS4205 in XTAL or OSC clocking modes.

The decoupling capacitors should be located phys-

ically as close to the pins as possible. Also, note the

connection of the REFFLT decoupling capacitors

to the ground return trace connected directly to the

ground return pin, AVss1.

It is strongly recommended that separate analog

and digital ground planes be used. Separate ground

planes keep digital noise and return currents from

modulating the CS4205 ground potential and de-

grading performance. The digital ground pins

should be connected to the digital ground plane and

kept separate from the analog ground connections

of the CS4205 and any other external analog cir-

cuitry. All analog components and traces should be

located over the analog ground plane and all digital

components and traces should be located over the

digital ground plane.

The common connection point between the two

ground planes (required to maintain a common

ground voltage potential) should be located under

the CS4205. The AC-link digital interface connec-

tion traces should be routed such that the digital

ground plane lies underneath these signals (on the

internal ground layer). This applies along the entire

length of these traces from the AC ’97 controller to

the CS4205.

Refer to the Application Note AN18: Layout and

Design Rules for Data Converters and Other

Mixed Signal Devices [2] for more information on

layout and design rules.

CS4294/CS4298 数据表(PDF) 68 Page - Cirrus Logic

CS4294/CS4298 数据表(HTML) 68 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载