MC68HC705MC4MP datasheet(135/180 Pages) FREESCALE

135 / 180 page

Serial Communications Interface

SCI I/O Registers

General Release Specification

Serial Communications Interface

FE — Receiver Framing Error

This clearable, read-only flag is set when there is a logic 0 where a

stop bit should be in the character shifted into the receive shift

overrun error, the OR bit is set and the FE bit is not set. Clear the FE

bit by reading the SCSR, and then reading the SCDR. Reset clears

the FE bit.

1 = Framing error

0 = No framing error

11.6.5 Baud Rate Register

The baud rate register selects the baud rate for both the receiver and the

transmitter.

SCP1 and SCP0 — SCI Prescaler Select Bits

These read/write bits control prescaling of the baud rate generator

clock, as shown in Table 11-1. Resets clear both SCP1 and SCP0.

Address:

$000A

Bit 7

654321

Bit 0

Read:

SCP1

SCP0

SCR2

SCR1

SCR0

Write:

Reset:

UUUU

= Unimplemented

U = Unaffected

Figure 11-8. Baud Rate Register (BAUD)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MC68HC705MC4MP 数据表(PDF) 135 Page - Freescale Semiconductor, Inc

MC68HC705MC4MP 数据表(HTML) 135 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载