CDCE925

CDCEL925

SCAS847F – JULY 2007 – REVISED MARCH 2010

www.ti.com

RECOMMENDED OPERATING CONDITIONS

MIN

NOM

MAX

UNIT

Device supply voltage

1.7

1.8

1.9

V

Output Yx supply voltage for CDCE925

2.3

3.6

Output Yx supply voltage for CDCEL925

1.7

1.9

V

Low-level input voltage LVCMOS

V

High-level input voltage LVCMOS

V

Input voltage threshold LVCMOS

V

Input voltage range S0

0

1.9

V

0

3.6

Input voltage range CLK

0

1.9

V

±12

±10

mA

±8

Output load LVCMOS

15

pF

Operating free-air temperature

–40

85

°C

RECOMMENDED CRYSTAL/VCXO SPECIFICATIONS

(1)

MIN

NOM

MAX

UNIT

Crystal input frequency range (fundamental mode)

8

27

32

MHz

ESR

Effective series resistance

100

Ω

Pulling range (0 V

(2)

±120

±150

ppm

Frequency control voltage

0

V

Pullability ratio

220

On-chip load capacitance at Xin and Xout

0

20

pF

(1)

For more information about VCXO configuration, and crystal recommendation, see application report (SCAA085).

(2)

Pulling range depends on crystal-type, on-chip crystal load capacitance and PCB stray capacitance; pulling range of min ±120 ppm

applies for crystal listed in the application report (SCAA085).

EEPROM SPECIFICATION

MIN

TYP

MAX

UNIT

EEcyc

Programming cycles of EEPROM

100

1000

cycles

EEret

Data retention

10

years

4

Submit Documentation Feedback

Copyright © 2007–2010, Texas Instruments Incorporated

Product Folder Link(s): CDCE925 CDCEL925