数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SA9101 数据表(PDF) 13 Page - Sames

部件名 SA9101
功能描述  PCM FRAME ALIGNER
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SAMES [Sames]
网页  http://www.sames.co.za
标志 SAMES - Sames

SA9101 数据表(HTML) 13 Page - Sames

Back Button SA9101 Datasheet HTML 9Page - Sames SA9101 Datasheet HTML 10Page - Sames SA9101 Datasheet HTML 11Page - Sames SA9101 Datasheet HTML 12Page - Sames SA9101 Datasheet HTML 13Page - Sames SA9101 Datasheet HTML 14Page - Sames SA9101 Datasheet HTML 15Page - Sames SA9101 Datasheet HTML 16Page - Sames SA9101 Datasheet HTML 17Page - Sames Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 40 page
background image
SA9101
sames
13/40
Signal Processing
General
PCM line bit rate
:
2048 kbps ±50 ppm
Single frame length
:
256 bit, No. 1 ... 256
Framing frequency
:
8 kHz
Organization
:
32 timeslots, No. 0 ... 31
with 8 bits each, No. 1 ... 8
Timeslot 0 is reserved for frame alignment word and service Information. Switching
between the two word framing formats (Doubleframe/CRC-Multiframe) is done via the
Control Register.
Line Interfacing
-
Dual rail data with HDB3 coding in conjunction with double violation detection or
extended code violation detection. Errors are counted by the Code Violation
Counter. (Selectable between 8 and 10 bit counter.)
-
Single rail unipolar data with no zero suppression algorithm.
General alarms
-
AIS
:
Detection and Transmission.
-
NOS
:
No Signal Detection.
-
RAI
:
Remote Alarm Indication and Transmission.
Channel Assignment (including Timeslot 0)
The channel (timeslot) assignment from the PCM line to the system internal highway is
performed without any changes of channel numbering (TS0,...,TS31). In the receive
direction, the contents of timeslot 0 are switched through transparently. In the transmit
direction, the contents of timeslot 0 of the outgoing PCM frame are normally generated
by the SA9101. Additionally, one of three Transparent Modes can be selected to achieve
transparency either for Sn bit information, Sn and Si bit information or for all of the data
in timeslot 0.
S
n and Si bits can be fed through from the system interface (DXI) by activating transparent
mode CR5B4, known as Timeslot 0 Signalling Transparent mode. Only S
n bits can be
fed through DXI when the Extended Signalling Transparent mode is activated.
Priority is in the following order:
Highest - Timeslot 0 Transparent Mode (CR5B5)
Medium - Timeslot 0 Extended Signalling Transparent Mode (CX1B6)
Lowest
- Timeslot 0 Signalling Transparent Mode (CR5B4)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com