SA9101 datasheet(31/40 Pages) SAMES

31 / 40 page

SA9101

sames

31/40

ADR 6

Additional Receive Status

Bit

Description

Name

SR6B6

Error On Primary Rate Line Receiver

This bit is set while both dual rail inputs are active.

SR6B[0-5,7]

0-5,7

Not used, set to "1".

ADR 7

Timeslot 16 Rx Stack

Bit

Description

Name

SR7B[0-7]

0-7

Receive Signalling Data

This stack contains two bytes of sequentially received signalling

data (timeslot 16).

ADR 8

i-bits

Bit

Description

Name

SR8B0

Si(II)

Bit will be set to "0" if a CRC

check gives an error or synchro-

nisation is lost. It will be set to

These bits are

"1", if no error is detected in

updated at the

sub-multiframe part II.

beginning of every

SR8B1

Si(I)

received CRC

Bit will be set to "0", if a CRC

multiframe. If the

check gives an error or synchro-

device is in double-

nisation is lost. It will be set to

frame format, these

"1", if no error is detected in

bits are fixed to "1".

sub-multiframe part I.

SR8B[2-7]

2-7

Not used

SA9101 数据表(PDF) 31 Page - Sames

SA9101 数据表(HTML) 31 Page - Sames

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

数据表下载

链接网址

SA9101 数据表(PDF) 31 Page - Sames

SA9101 数据表(HTML) 31 Page - Sames

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

数据表 下载

链接网址

数据表下载