ST10F276Z5 datasheet(106/239 Pages) STMICROELECTRONICS

106 / 239 page

System reset

ST10F276Z5

106/239

System reset

System reset initializes the MCU in a predefined state. There are six ways to activate a reset

state. The system start-up configuration is different for each case as shown in Table 61.

19.1

Input filter

On RSTIN input pin an on-chip RC filter is implemented. It is sized to filter all the spikes

shorter than 50 ns. On the other side, a valid pulse shall be longer than 500 ns to grant that

ST10 recognizes a reset command. In between 50 ns and 500 ns a pulse can either be

filtered or recognized as valid, depending on the operating conditions and process

variations.

For this reason all minimum durations mentioned in this Chapter for the different kind of

reset events shall be carefully evaluated taking into account of the above requirements.

In particular, for Short Hardware Reset, where only 4 TCL is specified as minimum input

reset pulse duration, the operating frequency is a key factor. Examples:

●

For a CPU clock of 64 MHz, 4 TCL is 31.25 ns, so it would be filtered. In this case the

minimum becomes the one imposed by the filter (that is 500 ns).

●

For a CPU clock of 4 MHz, 4 TCL is 500 ns. In this case the minimum from the formula

is coherent with the limit imposed by the filter.

Table 61.

Reset event definition(1)

See next Section 19.1 for more details on minimum reset pulse duration.

Reset Source

Flag

RPD

Status

Conditions

Power-on reset

PONR

Low

Power-on

Asynchronous Hardware reset

LHWR

Low

(2)

RSTIN pulse should be longer than 500 ns (Filter) and than settling time for configuration of Port0.

Synchronous Long Hardware

reset

High

tRSTIN > (1032 + 12) TCL + max(4 TCL,

500 ns)

Synchronous Short Hardware

reset

SHWR

High

tRSTIN > max(4 TCL, 500 ns)

tRSTIN ≤ (1032 + 12) TCL + max(4 TCL,

500 ns)

Watchdog Timer reset

WDTR

(3)

The RPD status has no influence unless Bidirectional Reset is activated (bit BDRSTEN in SYSCON): RPD

low inhibits the Bidirectional reset on SW and WDT reset events, that is RSTIN is not activated (refer to

Section 19.4, Section 19.5 and Section 19.6).

WDT overflow

Software reset

SWR

SRST instruction execution

ST10F276Z5 数据表(PDF) 106 Page - STMicroelectronics

ST10F276Z5 数据表(HTML) 106 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载