数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8343CVRADDB 数据表(PDF) 25 Page - Freescale Semiconductor, Inc

部件名 MPC8343CVRADDB
功能描述  MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8343CVRADDB 数据表(HTML) 25 Page - Freescale Semiconductor, Inc

Back Button MPC8343CVRADDB Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8343CVRADDB Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8343CVRADDB Datasheet HTML 23Page - Freescale Semiconductor, Inc MPC8343CVRADDB Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC8343CVRADDB Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC8343CVRADDB Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC8343CVRADDB Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC8343CVRADDB Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC8343CVRADDB Datasheet HTML 29Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 79 page
background image
MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 10
Freescale Semiconductor
25
Ethernet: Three-Speed Ethernet, MII Management
8.2.2
RGMII and RTBI AC Timing Specifications
Table 27 presents the RGMII and RTBI AC timing specifications.
Table 27. RGMII and RTBI AC Timing Specifications
At recommended operating conditions with LVDD of 2.5 V ± 5%.
Parameter/Condition
Symbol1
Min
Typ
Max
Unit
Data to clock output skew (at transmitter)
tSKRGT
–0.5
0.5
ns
Data to clock input skew (at receiver)2
tSKRGT
1.0
2.8
ns
Clock cycle duration3
tRGT
7.2
8.0
8.8
ns
Duty cycle for 1000Base-T4, 5
tRGTH/tRGT
45
50
55
%
Duty cycle for 10BASE-T and 100BASE-TX3, 5
tRGTH/tRGT
40
50
60
%
Rise time (20%–80%)
tRGTR
0.75
ns
Fall time (80%–20%)
tRGTF
0.75
ns
GTX_CLK125 reference clock period
tG12
6
—8.0
ns
GTX_CLK125 reference clock duty cycle
tG125H/tG125
47
53
%
Notes:
1. In general, the clock reference symbol for this section is based on the symbols RGT to represent RGMII and RTBI timing. For
example, the subscript of tRGT represents the TBI (T) receive (RX) clock. Also, the notation for rise (R) and fall (F) times
follows the clock symbol. For symbols representing skews, the subscript is SK followed by the clock being skewed (RGT).
2. This implies that PC board design requires clocks to be routed so that an additional trace delay of greater than 1.5 ns is added
to the associated clock signal.
3. For 10 and 100 Mbps, tRGT scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet clock domains as long
as the minimum duty cycle is not violated and stretching occurs for no more than three tRGT of the lowest speed transitioned.
5. Duty cycle reference is LVDD/2.
6. This symbol represents the external GTX_CLK125 and does not follow the original symbol naming convention.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com