MPC8343VRADDB datasheet(36/79 Pages) FREESCALE

部件名	MPC8343VRADDB

功能描述	MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications

PDF	79 Pages

Scroll/Zoom	100%

制造商	FREESCALE [Freescale Semiconductor, Inc]

网页	http://www.freescale.com

标志

36 / 79 page

MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 10

Freescale Semiconductor

JTAG

Figure 21. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Enabled)

11 JTAG

This section describes the DC and AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface

of the MPC8343EA.

11.1

JTAG DC Electrical Characteristics

Table 36 provides the DC electrical characteristics for the IEEE Std. 1149.1 (JTAG) interface of the

MPC8343EA.

Table 36. JTAG Interface DC Electrical Characteristics

Parameter

Symbol

Condition

Min

Max

Unit

Input high voltage

VIH

—OVDD –0.3

OVDD +0.3

Input low voltage

VIL

—–0.3

0.8

Input current

IIN

——

±5

μA

Output high voltage

VOH

IOH = –8.0 mA

2.4

—

LSYNC_IN

UPM Mode Input Signal:

LUPWAIT

tLBIXKH2

tLBIVKH2

tLBIVKH1

tLBIXKH1

tLBKHOZ1

Input Signals:

LAD[0:31]/LDP[0:3]

UPM Mode Output Signals:

LCS[0:3]/LBS[0:3]/LGPL[0:5]

GPCM Mode Output Signals:

LCS[0:3]/LWE

tLBKHOV1

tLBKHOZ1

MPC8343VRADDB 数据表(PDF) 36 Page - Freescale Semiconductor, Inc

MPC8343VRADDB 数据表(HTML) 36 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

数据表下载