| 数据搜索系统,热门电子元器件搜索 |
|
ADAU1373BCBZ-R7 数据表(PDF) 22 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADAU1373BCBZ-R7 数据表(HTML) 22 Page - Analog Devices |
|
22 / 296 page ![]() ADAU1373 Rev. 0 | Page 22 of 296 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 1 A B C D E F G 23 4 56 7 8 H J 9 TOP VIEW (BALL SIDE DOWN) Not to Scale BALL A1 CORNER Figure 6. Pin Configuration Table 9. Pin Function Descriptions Pin No. Mnemonic Type Description A1 DGND PWR Digital Ground. The AGND and DGND pins must be tied directly together in a common ground plane. A2 MODE D_IN Mode Select I2C Operation. Must be pulled low for I2C mode. A3 IOVDD4 PWR Supply for Digital Microphone Input Port. Set IOVDD4 between 1.8 V and 3.3 V and decouple to DGND using a 100 nF capacitor. A4 DMIC_CLK D_OUT Clock Output for Digital Microphone. A5 AIN4R/AIN4N A_IN Right Channel Input 4 (AIN4R)/Inverting Input 4 (AIN4N). A6 AIN3R/AIN3N A_IN Right Channel Input 3 (AIN3R)/Inverting Input 3 (AIN3N). A7 AIN2R/AIN2N A_IN Right Channel Input 2 (AIN2R)/Inverting Input 2 (AIN2N). A8 AIN1R/AIN1N A_IN Right Channel Input 1 (AIN1R)/Inverting Input 1 (AIN1N). A9 AVDD PWR 1.5 V to 1.8 V Analog Supply for DAC and Microphone Bias. Decouple this pin to AGND using a 100 nF capacitor. B1 DVDD PWR Digital Core Supply. Decouple this pin to DGND with a 100 nF capacitor. B2 ADDR D_IN Address Setting Pin for I2C Port. Pull high/low to IOVDD4, using a resistor for the desired chip address. B3 IOVDD5 PWR Supply for I2C Port. Set IOVDD5 between 1.8 V and 3.3 V and decouple to DGND using a 100 nF capacitor. B4 DMIC1_2_DATA D_IN Serial Data Input Digital Microphone 1 and Serial Data Input Digital Microphone 2. B5 AIN4L/AIN4P A_IN Left Channel Input 4 (AIN4L)/Noninverting Input 4 (AIN4P). B6 AIN3L/AIN3P A_IN Left Channel Input 3 (AIN3L)/Noninverting Input 3 (AIN3P). B7 AIN2L/AIN2P A_IN Left Channel Input 2 (AIN2L)/Noninverting Input 2 (AIN2P). B8 AIN1L/AIN1P A_IN Left Channel Input 1 (AIN1L)/Noninverting Input 1 (AIN1P). B9 CM A_OUT AVDD/2 V Common-Mode Reference. Connect a 1 μF ceramic decoupling capacitor between this pin and ground to reduce crosstalk between the ADCs and DACs. This pin can be used to bias external analog circuits, as long as they are not drawing current from CM (for example, the noninverting input of an op amp). |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |