数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPIRIT1 数据表(PDF) 66 Page - STMicroelectronics

部件名 SPIRIT1
功能描述  Low data rate, low power sub-1GHZ transceiver
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPIRIT1 数据表(HTML) 66 Page - STMicroelectronics

Back Button SPIRIT1 Datasheet HTML 62Page - STMicroelectronics SPIRIT1 Datasheet HTML 63Page - STMicroelectronics SPIRIT1 Datasheet HTML 64Page - STMicroelectronics SPIRIT1 Datasheet HTML 65Page - STMicroelectronics SPIRIT1 Datasheet HTML 66Page - STMicroelectronics SPIRIT1 Datasheet HTML 67Page - STMicroelectronics SPIRIT1 Datasheet HTML 68Page - STMicroelectronics SPIRIT1 Datasheet HTML 69Page - STMicroelectronics SPIRIT1 Datasheet HTML 70Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 94 page
background image
MCU interface
SPIRIT1
66/94
Doc ID 022758 Rev 3
10
MCU interface
Communication with the MCU goes through a standard 4-wire SPI interface and 4 GPIOs.
The device is able to provide a system clock signal to the MCU.
MCU performs the following operations:
Program the SPIRIT1 in different operating modes by sending commands
Read and write buffered data, and status information from the SPI
Get interrupt requests from the GPIO pins
Apply external signals to the GPIO pins.
10.1
Serial peripheral interface
The SPIRIT1 is configured by a 4-wire SPI-compatible interface (CSn, SCLK, MOSI, and
MISO). More specifically:
CSn: chip select, active low
SCLK: bit clock
MOSI: data from MCU to SPIRIT1 (SPIRIT1 is the slave)
MISO: data from SPIRIT1 to MCU (MCU is the master).
As the MCU is the master, it always drives the CSn and SCLK. According to the active SCLK
polarity and phase, the SPIRIT1 SPI can be classified as mode 1 (CPOL=0, CPHA=0),
which means that the base value of SCLK is zero, data are read on the clock's rising edge
and data are changed on the clock's falling edge. The MISO is in tri-state mode when CSn is
high. All transfers are done most significant bit first.
The SPI can be used to perform the following operations:
Write data (to registers or FIFO queue)
Read data (from registers or FIFO queue)
Write commands.
When accessing the SPI interface, the two status bytes of the MC_STATE[1:0] registers are
sent to the MISO pin. The timing diagrams of the three operations above are reported below.
Figure 11.
SPI “write” operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com