| 数据搜索系统,热门电子元器件搜索 |
|
SPIRIT1 数据表(PDF) 75 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPIRIT1 数据表(HTML) 75 Page - STMicroelectronics |
|
75 / 94 page ![]() SPIRIT1 Register table Doc ID 022758 Rev 3 75/94 MCU_CK_CONF 0x06 7 EN_MCU_CLK 0 R/W 1: The internal divider logic is running, so the MCU clock is available (but proper GPIO configuration is needed) 6:5 CLOCK_TAIL[1:0] 0 Number of extra clock cycles provided to the MCU before switching to STANDBY state: 00: 0 extra clock cycle 01: 64 extra clock cycles 10: 256 extra clock cycles 11: 512 extra clock cycles 4:1 XO_RATIO[3:0] 0 Divider for the XO clock output 0 RCO_RATIO 0 Divider for the RCO clock output 0: 1 1: 1/128 XO_RCO_TEST 0xB4 7:4 Reserved 3PD_CLKDIV 0 1: disable both dividers of the digital clock (and reference clock for the SMPS) and IF- ADC clock. 2:0 Reserved SYNTH_CONFIG[0] 0x9F 7 SEL_TSPLIT 0 R/W 0: split time: 1.75 ns 1: split time: 3.47 ns 6:0 Reserved SYNTH_CONFIG[1] 0x9E 7REFDIV 0 R/W Enable division by 2 on the reference clock: 0: fREF = fXO frequency 1: fREF = fXO frequency / 2 6:3 Reserved 2 VCO_L_SEL 0 1: enable the VCO_L 1 VCO_H_SEL 1 1: enable the VCO_L 0 Reserved IF_OFFSET_ANA 0x07 7:0 IF_OFFSET_ANA 0xA3 R/W Intermediate frequency setting for the analog RF synthesizer. (see Section 9.4) Table 37. General configuration registers (continued) Register Address Bit Field name Reset R/W Description |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |