数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8945ECS/R 数据表(PDF) 66 Page - Wolfson Microelectronics plc

部件名 WM8945ECS/R
功能描述  Mono Low-Power CODEC with Video Buffer and Touch Panel Controller
PDF  169 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8945ECS/R 数据表(HTML) 66 Page - Wolfson Microelectronics plc

Back Button WM8945ECS/R Datasheet HTML 62Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 63Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 64Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 65Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 66Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 67Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 68Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 69Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 70Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 169 page
background image
WM8945
Production Data
w
PD, May 2011, Rev 4.1
66
AUDIO DATA FORMATS
Three basic audio data formats are supported:
Left justified
I
2S
DSP mode
All four of these modes are MSB first. They are described in Audio Data Formats, below. Refer to the
Electrical Characteristic section for timing information.
PCM operation is supported using the DSP mode.
The WM8945 is a mono device. By default, the WM8945 transmits ADCs data on the Left channel
only of the Digital Audio Interface, and receives DAC data on the Left channel. The ADC transmit
configuration can be set using the ADCR_SRC and ADCL_SRC bits; the DAC receive channel can
be selected using the DACL_SRC bit. Digital inversion of the ADC and DAC data is also possible.
The register bits controlling audio data format and channel configuration are described in Table 44.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R4 (04h)
Audio
Interface
9
ADCR_SRC
1
Right Digital Audio interface source
0 = Left ADC data is output on right
channel
1 = No data is output on right
channel
8
ADCL_SRC
0
Left Digital Audio interface source
0 = Left ADC data is output on left
channel
1 = No data is output on left channel
6
DACL_SRC
0
Left DAC Data Source Select
0 = Left DAC outputs left interface
data
1 = Left DAC outputs right interface
data
5
BCLK_INV
0
BCLK Invert
0 = BCLK not inverted
1 = BCLK inverted
4
LRCLK_INV
0
LRCLK Polarity / DSP Mode A-B
select.
Right, left and I
2S modes – LRCLK
polarity
0 = Not Inverted
1 = Inverted
DSP Mode – Mode A-B select
0 = MSB is available on 2
nd BCLK
rising edge after LRCLK rising edge
(mode A)
1 = MSB is available on 1
st BCLK
rising edge after LRCLK rising edge
(mode B)
3:2
WL [1:0]
10
Digital Audio Interface Word Length
00 = 16 bits
01 = 20 bits
10 = 24 bits
11 = 32 bits
Note – see “Companding” for the
selection of 8-bit mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com