WM8945ECSSLASHR datasheet(83/169 Pages) WOLFSON

83 / 169 page

Production Data

WM8945

PD, May 2011, Rev 4.1

Power Up (Video signal DC coupled to Video Buffer input):

ACTION

LABEL

Turn on external supplies and wait for the

supply voltages to settle.

Reset registers to default state (software

reset)

SW_RESET

R0 (00h) [15:0]

Enable VMID Fast Start and Start up

Bias

Select Start-Up Bias and set VMID soft

start for start-up ramp

VMID_FAST_START = 1

STARTUP_BIAS_ENA = 1

BIAS_SRC = 1

VMID_RAMP[1:0] = 01

R7 (07h) [11]

R7 (07h) [8]

R7 (07h) [7]

R7 (07h) [6:5]

If using VMID as the reference voltage

for the LDO then select VMID fast start or

set to 0 if using the Bandgap as the

reference voltage for LDO.

Select LDO Start-Up Bias and enable

LDO

Delay 300ms for LDO to settle

LDO_REF_SEL_FAST = 1

LDO_BIAS_SRC = 1

LDO_ENA = 1

R53 (35h) [14]

R53 (35h) [5]

R53 (35h) [15]

Enable VMID Buffer and Master Bias

Set VMID_SEL[1:0] for fast start-up

BIAS_ENA = 1

VMID_BUF_ENA = 1

VMID_SEL[1:0] = 11

R2 (02h) [3]

R2 (02h) [2]

R2 (02h) [1:0]

Enable VMID

Delay 150ms to allow VMID to settle

VMID_ENA = 1

R7 (07h) [4]

Set LDO for normal operation

LDO_REF_SEL_FAST = 0

LDO_BIAS_SRC = 0

R53 (35h) [14]

R53 (35h) [5]

Set VMID for normal operation

VMID_FAST_START = 0

STARTUP_BIAS_ENA = 0

R7 (07h) [11]

R7 (07h) [8]

Set VMID divider for normal operation

VMID_SEL = 01

R2 (02h) [1:0]

Set Video Buffer Gain as required

VB_GAIN

R38 (26h) [5]

Set Video Buffer Filter Q Boost as

required

VB_QBOOST

R38 (26h) [6]

Enable video buffer

VB_ENA = 1

R38 (26h) [7]

AUXILIARY ADC

The WM8945 incorporates a low-power 12-bit Auxiliary ADC (AUXADC). This can be used to

measure the SPKVDD supply voltage and to measure other analogue voltages connected to the

AUX1 or AUX2 inputs. The Auxiliary ADC is powered from LDOVDD – typically 3.3V.

The AUXADC is also used to perform Touch Panel measurements; these are interleaved with the

AUXADC measurement requests; see “Touch Panel Controller” for further details.

The AUXADC is powered on the TPVDD (internal) power domain; internal resistor dividers enable

SPKVDD voltages greater TPVDD to be measured by the AUXADC.

AUXADC CONTROL

The AUXADC is enabled by setting the AUX_ENA register bit.

The AUXADC measurements can be initiated manually or automatically. For automatic operation, the

AUX_RATE register is set according to the required conversion rate, and conversions are enabled by

setting the AUX_CVT_ENA bit. For manual operation, the AUX_RATE register is set to 00h, and each

manual conversion is initiated by setting the AUX_CVT_ENA bit. In manual mode, the

AUX_CVT_ENA bit is reset by the WM8945 after each conversion request.

WM8945ECS/R 数据表(PDF) 83 Page - Wolfson Microelectronics plc

WM8945ECS/R 数据表(HTML) 83 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载