数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS5490 数据表(PDF) 21 Page - Cirrus Logic

部件名 CS5490
功能描述  Two Channel Energy Measurement IC
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  APEX [Cirrus Logic]
网页  http://www.cirrus.com
标志 APEX - Cirrus Logic

CS5490 数据表(HTML) 21 Page - Cirrus Logic

Back Button CS5490 Datasheet HTML 17Page - Cirrus Logic CS5490 Datasheet HTML 18Page - Cirrus Logic CS5490 Datasheet HTML 19Page - Cirrus Logic CS5490 Datasheet HTML 20Page - Cirrus Logic CS5490 Datasheet HTML 21Page - Cirrus Logic CS5490 Datasheet HTML 22Page - Cirrus Logic CS5490 Datasheet HTML 23Page - Cirrus Logic CS5490 Datasheet HTML 24Page - Cirrus Logic CS5490 Datasheet HTML 25Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 56 page
background image
CS5490
DS982F2
21
The CS5490 pulse generation block behaves as
follows:
• The pulse rate generated by full-scale (1.0 decimal)
power register is
FOUT =(PulseRate x 2000)/2FREQ_RNG
•The PulseRate register value is
PulseRate = (FOUT x2FREQ_RNG)/2000
= (18.5186 x 64)/2000
= 0.5925952
= 0x4BDA29
5.5.2 Pulse Width
The PulseWidth register defines the Active-low time of
each energy pulse:
Active-low = 250µs + (PulseWidth/64000).
By default, the PulseWidth register value is 1, and the
Active-low time of each energy pulse is 265.6µs. Note
that the pulse width should never exceed the pulse
period.
5.6 Voltage Sag, Voltage Swell, and
Overcurrent Detection
Voltage sag detection is used to determine when the
voltage falls below a predetermined level for a specified
interval of time (duration). Voltage swell and overcurrent
detection determine when the voltage or current rises
above a predetermined level for the duration.
The duration is set by the value in the VSagDUR,
VSwellDUR, and IOverDUR registers. Setting any of
these to zero (default) disables the detect feature for the
given channel. The value is in output word rate (OWR)
samples. The predetermined level is set by the values
in the VSagLEVEL, VSwellLEVEL, and IOverLEVEL
registers.
For each enabled input channel, the measured value is
rectified and compared to the associated level register.
Over the duration window, the number of samples above
and below the level are counted. If the number of
samples below the level exceeds the number of samples
above, a Status0 register bit VSAG is set, indicating a
sag condition. If the number of samples above the level
exceeds the number of samples below, a Status0
register bit VSWELL or IOVER is set, indicating a swell
or overcurrent condition (see Figure 11).
Lev e l
Du ra tio n
Figure 11. Sag, Swell, & Overcurrent Detect



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com