CS5490 datasheet(40/56 Pages) APEX

40 / 56 page

CS5490

DS982F2

6.6.15 Chip Status 2 (Status2) – Page 0, Address 25

Default = 0x00 0000

This register indicates a variety of conditions within the chip.

[23:6]

Reserved.

QSUM_SIGN

Indicates the sign of the value contained in QSUM.

0 = positive value

1 = negative value

[4]

Reserved.

Q_SIGN

Indicates the sign of the value contained in QAVG.

0 = positive value

1 = negative value

PSUM_SIGN

Indicates the sign of the value contained in PSUM.

0 = positive value

1 = negative value

[1]

Reserved.

P_SIGN

Indicates the sign of the value contained in PAVG.

0 = positive value

1 = negative value

6.6.16 Line to Sample Frequency Ratio (Epsilon) – Page 16, Address 49

Default = 0x01 999A (0.0125 or 50Hz/4.0kHz)

Epsilon is the ratio of the input line frequency to the output word rate (OWR).

It can either be written by the application program or calculated automatically from the line frequency (from

the voltage channel input) using the AFC bit in the Config2 register. It is a two's complement value in the range

of -1.0

 value  1.0, with the binary point to the right of the MSB. Negative values are not used.

654

QSUM_SIGN

Q_SIGN

PSUM_SIGN

P_SIGN

MSB

LSB

-(20)2-1

2-2

2-3

2-4

2-5

2-6

2-7

.....

2-17

2-18

2-19

2-20

2-21

2-22

2-23

CS5490 数据表(PDF) 40 Page - Cirrus Logic

CS5490 数据表(HTML) 40 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载

链接网址

CS5490 数据表(PDF) 40 Page - Cirrus Logic

CS5490 数据表(HTML) 40 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表 下载

链接网址

数据表下载