CS5490 datasheet(36/56 Pages) APEX

36 / 56 page

CS5490

DS982F2

6.6.8 Pulse Output Control (PulseCtrl) – Page 0, Address 9

Default = 0x00 0000

This register controls the input to the energy pulse generation (EPG) block.

[23:4]

Reserved.

EPGIN[3:0]

Selects the input to the energy pulse generation (EPG) block.

0000 = PAVG (Default)

0001 = Reserved

0010 = PSUM

0011 = QAVG

0100 = Reserved

0101 = QSUM

0110 = S

0111 = Reserved

1000 = SSUM

1001 = Unused

...

1111 = Unused

6.6.9 Register Lock Control (RegLock) – Page 0, Address 34

Default = 0x00 0000

[23:13]

Reserved.

DSP_LCK[12:8] DSP_LCK[4:0] = 0x16 sets the DSP lockable registers to be write protected from the

CS5490 internal calculation engine. Writing 0x09 unlocks the registers.

[7:5]

Reserved.

HOST_LCK[4:0] HOST_LCK[4:0] = 0x16 sets all the registers except RegLock, Status0, Status1, and

Status2 to be write protected from the serial interface. Writing 0x09 unlocks the registers.

000

654

EPGIN[3]

EPGIN[2]

EPGIN[1]

EPGIN[0]

DSP_LCK[4]

DSP_LCK[3]

DSP_LCK[2]

DSP_LCK[1]

DSP_LCK[0]

654

HOST_LCK[4] HOST_LCK[3] HOST_LCK[2] HOST_LCK[1] HOST_LCK[0]

CS5490 数据表(PDF) 36 Page - Cirrus Logic

CS5490 数据表(HTML) 36 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载

链接网址

CS5490 数据表(PDF) 36 Page - Cirrus Logic

CS5490 数据表(HTML) 36 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表 下载

链接网址

数据表下载