数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ACT7006 数据表(PDF) 5 Page - Aeroflex Circuit Technology

部件名 ACT7006
功能描述  ACT7005/7006 Single Package Solution Dual Transceiver, Protocol, Subsystem
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AEROFLEX [Aeroflex Circuit Technology]
网页  http://www.aeroflex.com
标志 AEROFLEX - Aeroflex Circuit Technology

ACT7006 数据表(HTML) 5 Page - Aeroflex Circuit Technology

  ACT7006 Datasheet HTML 1Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 2Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 3Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 4Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 5Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 6Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 7Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 8Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 9Page - Aeroflex Circuit Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 29 page
background image
Aeroflex Circuit Technology
SCD7005 REV B 8/2/01
Plainview NY (516) 694-6700
5
Symbol
Parameter
Min
Typ
Max
Units
Conditions
VDD
Logic Supply
4.5
5.0
5.5
VDC
VIH
Input "1"
2.4
V
VIL
Input "0"
0.6
V
IL
Input I
-450
-600
-900
µA
Note 1A
IIH
Input I
-250
-400
-750
µA
Note 1B
IL
Input I
-50
-200
-800
µA
Note 1C
IIH
Input I
-50
-200
-800
µA
Note 1D
IL
Input I
-25
-125
-400
µA
Note 2A
IIH
Input I
-25
-125
-400
µA
Note 2B
VOH
Output "1"
2.4
VDC
Note 3A
VOL
Output "0"
0.4
VDC
Note 3B
VDD
Static I
50
mA
Note 4A
VDD
Dynamic I
170
mA
Note 4B
Notes:
1.
VDD = 5.5V
A. For RTAD0/1/2/3/4 and RTADPAR with VIL = 0.4V
B. For RTAD0/1/2/3/4 and RTADPAR with VIH = 2.4V
C. FOR BCSTEN WITH VIL = 0.4V, Test 1, 6MHz
D. FOR BCSTEN WITH VIH = 2.4V, Test 1, 6MHz
2.
All remaining inputs and I/O
VDD = 5.5V
A. VIL = 0.4V
B. VIH = 2.4V
3.
A. VDD = 4.5V and IOH = 3mA
B. VDD = 5.5V and IOL = 3mA
4.
VDD = 5.5V
A. Clock Input = 6MHz (45-55% Duty Cycle / TTL Levels), All remaining inputs = VDD,
All Outputs = Open Circuit
B. During a 32 word FIFO to RAM or RAM to FIFO block move.
Table 5 – Logic Electrical Characteristics
(Over Full Temperature Range)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com