数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ACT7006 数据表(PDF) 19 Page - Aeroflex Circuit Technology

部件名 ACT7006
功能描述  ACT7005/7006 Single Package Solution Dual Transceiver, Protocol, Subsystem
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AEROFLEX [Aeroflex Circuit Technology]
网页  http://www.aeroflex.com
标志 AEROFLEX - Aeroflex Circuit Technology

ACT7006 数据表(HTML) 19 Page - Aeroflex Circuit Technology

Back Button ACT7006 Datasheet HTML 15Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 16Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 17Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 18Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 19Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 20Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 21Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 22Page - Aeroflex Circuit Technology ACT7006 Datasheet HTML 23Page - Aeroflex Circuit Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 29 page
background image
Aeroflex Circuit Technology
SCD7005 REV B 8/2/01
Plainview NY (516) 694-6700
19
Pin #
Signal Name
Signal Description
16
VDD
Digital Supply Voltage
87
VDD
Digital Supply Voltage
2
GND
Digital Grounds
34
N/C / SERR
N/C - ACT7005, SERR on ACT7006 - Subsystem Error. When
low sets the SSF Bit in the RT’s return status word.
80
GND
Digital Grounds
38
VccL (A)
Transceiver A +5VDC Supply Voltage
44
GND (A)
Digital Ground A
43
GND (A)
Analog Ground A
39
N/C
No Connection
41
GND (A)
Transceiver A Output Ground
53
VccL (B)
Transceiver B +5VDC Supply Voltage
47
GND (B)
Digital Ground B
48
GND (B)
Analog Ground B
52
N/C
No Connection
50
GND (B)
Transceiver B Output Ground
81
AD0
Address Inputs
AD0 - LSB
AD3 - MSB
These four signals provide the address codes that control the
operation of the interface.
82
AD1
83
AD2
84
AD3
85
A10 IN
A10 IN is the address input to the internal RAM.
86
A10 OUT
A10 OUT buffered TX/RX bit when tied to A10 IN segregates the
2k by 16 RAM into two 1k by 16 blocks of memory: one for
Receive, the other for Transmit Data.
23
BCSTEN
Broadcast Enable. When low, the recognition of Broadcast
Command is prevented on the specified bus.
25
BIT DECODE
Built-ln Test Decode. When held low, prevents resetting TXTO
Bit, HSFAIL Bit, and LTFAIL Bit in the Bit Word (as well as TF
and SSF Bits in the Status Word) upon receipt of a Transmit Bit
Word Mode Command.
59
BUFF EF
Buffer Empty Flag - goes low when the output FIFO Buffer is
empty. Will transition to the high state when the first word
appears in the Buffer.
Table 11 – Pin Number Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com