数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADP5586ACBZ-00-R7 数据表(PDF) 35 Page - Analog Devices

部件名 ADP5586ACBZ-00-R7
功能描述  Keypad Decoder and I/O Port Expander
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP5586ACBZ-00-R7 数据表(HTML) 35 Page - Analog Devices

Back Button ADP5586ACBZ-00-R7 Datasheet HTML 31Page - Analog Devices ADP5586ACBZ-00-R7 Datasheet HTML 32Page - Analog Devices ADP5586ACBZ-00-R7 Datasheet HTML 33Page - Analog Devices ADP5586ACBZ-00-R7 Datasheet HTML 34Page - Analog Devices ADP5586ACBZ-00-R7 Datasheet HTML 35Page - Analog Devices ADP5586ACBZ-00-R7 Datasheet HTML 36Page - Analog Devices ADP5586ACBZ-00-R7 Datasheet HTML 37Page - Analog Devices ADP5586ACBZ-00-R7 Datasheet HTML 38Page - Analog Devices ADP5586ACBZ-00-R7 Datasheet HTML 39Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 44 page
background image
Data Sheet
ADP5586
Rev. 0 | Page 35 of 44
PULSE_GEN_1_PERIOD, Register 0x30
Table 57. PULSE_GEN_1_PERIOD Bit Descriptions
Bits
Bit Name
Access
Description
[7:0]
PULSE_GEN_1_PERIOD[7:0]
Read/write
Defines period of Pulse Generator 1. Period is defined as the number of clock cycles
of the chosen period clock speed (see Register 0x35). For example,
PULSE_GEN_1_PERIOD
PULSE_GEN_1_PRD_CLK
0
1
0000 0000
0000 0001
0000 0010
0000 0011
0000 0100
…
1111 1110
1111 1111
0 ms
1 ms
2 ms
3 ms
4 ms
…
254 ms
255 ms
0 ms
125 ms
250 ms
375 ms
500 ms
…
31.750 sec
31.875 sec
PULSE_GEN_1_ON_TIME, Register 0x31
Table 58. PULSE_GEN_1_ON_TIME Bit Descriptions
Bits
Bit Name
Access
Description
[7:0]
PULSE_GEN_1_ON_TIME[7:0]
Read/write
Defines on time of Pulse Generator 1. On time is defined as the number of clock
cycles of the chosen clock speed (see Register 0x35). For example,
PULSE_GEN_1_ON_TIME
PULSE_GEN_1_ON_CLK
0
1
0000 0000
0000 0001
0000 0010
0000 0011
0000 0100
…
1111 1110
1111 1111
0 ms
1 ms
2 ms
3 ms
4 ms
…
254 ms
255 ms
0 ms
125 ms
250 ms
375 ms
500 ms
…
31.750 sec
31.875 sec
PULSE_GEN_2_DELAY, Register 0x32
Table 59. PULSE_GEN_2_DELAY Bit Descriptions
Bits
Bit Name
Access
Description
[7:0]
PULSE_GEN_2_DELAY[7:0]
Read/write
Defines initial delay from the first clock of the first enable of Pulse Generator 2.
Delay is defined as the number of clock cycles of the chosen period clock speed
(see Register 0x35). For example,
PULSE_GEN_2_DELAY
PULSE_GEN_2_PRD_CLK
0
1
0000 0000
0000 0001
0000 0010
0000 0011
0000 0100
…
1111 1110
1111 1111
0 ms
1 ms
2 ms
3 ms
4 ms
…
254 ms
255 ms
0 ms
125 ms
250 ms
375 ms
500 ms
…
31.750 sec
31.875 sec



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com