数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADRF6518ACPZ-R7 数据表(PDF) 4 Page - Analog Devices

部件名 ADRF6518ACPZ-R7
功能描述  63 MHz Dual Programmable Filters and Variable Gain Amplifiers
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADRF6518ACPZ-R7 数据表(HTML) 4 Page - Analog Devices

  ADRF6518ACPZ-R7 Datasheet HTML 1Page - Analog Devices ADRF6518ACPZ-R7 Datasheet HTML 2Page - Analog Devices ADRF6518ACPZ-R7 Datasheet HTML 3Page - Analog Devices ADRF6518ACPZ-R7 Datasheet HTML 4Page - Analog Devices ADRF6518ACPZ-R7 Datasheet HTML 5Page - Analog Devices ADRF6518ACPZ-R7 Datasheet HTML 6Page - Analog Devices ADRF6518ACPZ-R7 Datasheet HTML 7Page - Analog Devices ADRF6518ACPZ-R7 Datasheet HTML 8Page - Analog Devices ADRF6518ACPZ-R7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 36 page
background image
ADRF6518
Preliminary Technical Data
Rev. PrA | Page 4 of 36
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
NOISE/DISTORTION
Corner Frequency = 31 MHz
Output Noise Density
Maximum gain at fC/2
−105.5
dBV/Hz
Minimum gain at fC/2
−105.5
dBV/Hz
Second Harmonic, HD2
10 MHz fundamental, 1.5 V p-p at VGA1 output
voltage
VGA2, VGA3 at minimum gain (digital and
analog)
66
dBc
Third Harmonic, HD3
10 MHz fundamental, 1.5 V p-p at VGA1 output
voltage
VGA2, VGA3 at minimum gain (digital and
analog)
66
dBc
IMD3
f1 = 500 kHz, f2 = 550 kHz, 1.5 V p-p composite
output voltage
65
dBc
Corner Frequency = 63 MHz
Output Noise Density
Minimum gain
−105.5
dBV/Hz
Maximum gain
−105.5
dBV/Hz
Second Harmonic, HD2
20 MHz fundamental, 1.5 V p-p at VGA1 output
voltage
VGA2, VGA3 at minimum gain (digital and
analog)
56
dBc
Third Harmonic, HD3
20 MHz fundamental, 1.5 V p-p at VGA1 output
voltage
VGA2, VGA3 at minimum gain (digital and
analog)
66
dBc
DIGITAL LOGIC
LE, CLK, DATA, SDO
Input High Voltage, VINH
>2
V
Input Low Voltage, VINL
<0.8
V
Input Current, IINH/IINL
<1
µA
Input Capacitance, CIN
2
pF
SPI TIMING
LE, CLK, DATA, SDO
fSCLK
1/tSCLK
20
MHz
tDH
DATA hold time
5
ns
tDS
DATA setup time
5
ns
tLH
LE hold time
5
ns
tLS
LE setup time
5
ns
tPW
CLK high pulse width
5
ns
tD
CLK to SDO delay
5
ns
POWER AND ENABLE
VPS, VPSD, COM, COMD, ENBL
Supply Voltage Range
3.15
3.3
3.45
V
Total Supply Current
ENBL = 5 V
Maximum BW setting, high power filter
400
mA
Minimum BW setting, low power filter
360
mA
Filter Bypassed, high power mode
260
mA
Filter Bypassed, low power mode
230
mA
Disable Current
ENBL = 0 V
9
mA
Disable Threshold
1.6
V
Enable Response Time
Delay following ENBL low-to-high transition
20
µs
Disable Response Time
Delay following ENBL high-to-low transition
300
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com