ADRF6518ACPZ-R7 datasheet(26/36 Pages) AD

26 / 36 page

ADRF6518

Preliminary Technical Data

Rev. PrA | Page 26 of 36

APPLICATIONS INFORMATION

BASIC CONNECTIONS

Figure 72 shows the basic connections for a typical ADRF6518

application.

SUPPLY DECOUPLING

Apply a nominal supply voltage of 3.3 V to the supply pins,

VPS, VPI, and VPSD. The supply voltage must not exceed

3.45 V or drop below 3.15 V for VPS and VPSD. The supply

voltage on VPI must not exceed 5.25 V. Decouple each supply

pin to ground with at least one low inductance, surface-mount

ceramic capacitor of 0.1 µF placed as close as possible to the

ADRF6518 device.

The ADRF6518 has two separate supplies: an analog supply and

a digital supply. Take care to separate the analog and digital

supplies with a large surface-mount inductor of 33 µH. Each

supply should then be decoupled separately to its respective

ground through a 10 μF capacitor.

INPUT SIGNAL PATH

Each signal path has input buffers, accessed through the

INP1, INM1, INP2, and INM2 pins, that set a differential input

impedance of 400 Ω. These inputs sit at a nominal common-

mode voltage around midsupply.

The inputs can be dc-coupled or ac-coupled. To ac couple the

inputs, the user must pull the VICM/AC pin to ground. This

provides an input common-mode voltage of VPI/2. To dc

couple the inputs, let the VICM pin float. If using direct dc

coupling, the common-mode voltage, VCM, can range from

1.35 V to 2.0 V while VPI = 3.3 V. The user has the option of tying

VPI to a voltage up to 5 V. This provides a common-mode range of

1.35 V to 3.1 V. In general, the minimum input common-mode

voltage is always 1.35 V, but the maximum common-mode voltage

is VCM_MAX = 0.64 V × VPI − 0.135 V. The VICM pin can be used as

a reference common-mode voltage for driving a high impedance

sensing node of the preceding cascaded part (VICM has a 7 kΩ

impedance).

OUTPUT SIGNAL PATH

The low impedance (10 Ω) output buffers are designed to drive

a high impedance load, such as an ADC input or another amplifier

stage. The output pins—OPP1, OPM1, OPP2, and OPM2—sit

at a nominal output common-mode voltage of VPS/2, but can

be driven to a voltage of 0.9 V to 2.1 V by applying the desired

common-mode voltage to the high impedance VOCM pin.

DC OFFSET COMPENSATION LOOP ENABLED

When the dc offset compensation loop is enabled via B1 of the

SPI register, the ADRF6518 can null the output differential dc

level. The loop is enabled by setting B1 = 0. The offset

compensation loop creates a high-pass corner frequency, which

is proportional to the value of the capacitors that are connected

from the OFS1 and OFS2 pins to ground. For more information

about setting the high-pass corner frequency, see the DC Offset

Compensation Loop section.

Figure 72. Basic Connections

ADRF6518ACPZ-R7 数据表(PDF) 26 Page - Analog Devices

ADRF6518ACPZ-R7 数据表(HTML) 26 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

数据表下载