 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
OMAP3530ECBC 数据表(PDF) 223 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
OMAP3530ECBC 数据表(HTML) 223 Page - Texas Instruments |
|
|
223 / 264 page  hsusb0_clk hsusb0_stp hsusb0_dir_&_nxt hsusb0_data[7:0] Data_OUT Data_IN HSU1 HSU0 HSU1 HSU4 HSU2 HSU2 HSU6 HSU3 HSU5 030-086 6.6.4.2 High-Speed Universal Serial Bus (USB) on Ports 1 and 2 – 12-bit Master Mode OMAP3530/25 Applications Processor www.ti.com SPRS507F – FEBRUARY 2008 – REVISED OCTOBER 2009 Figure 6-49. High-Speed USB – 12-bit Slave Mode Table 6-99 and Table 6-100 assume testing over the recommended operating conditions (see Figure 6-50). Table 6-98. High-Speed USB Timing Conditions – 12-bit Master Mode TIMING CONDITION PARAMETER VALUE UNIT Input Conditions tR Input signal rise time 2 ns tF Input signal fall time 2 ns Output Conditions CLOAD Output load capacitance 3 pF Table 6-99. High-Speed USB Timing Requirements – 12-bit Master Mode(1) NO. PARAMETER 1.15 V UNIT MIN MAX HSU3 ts(DIRV-CLKH) Setup time, hsusbx_dir valid before hsusbx_clk rising edge 9.3 ns ts(NXTV-CLKH) Setup time, hsusbx_nxt valid before hsusbx_clk rising edge 9.3 ns HSU4 th(CLKH-DIRIV) Hold time, hsusbx_dir valid after hsusbx_clk rising edge 0.2 ns th(CLKH-NXT/IV) Hold time, hsusbx_nxt valid after hsusbx_clk rising edge 0.2 ns HSU5 ts(DATAV-CLKH) Setup time, hsusbx_data[0:7] valid before hsusbx_clk rising edge 9.3 ns HSU6 th(CLKH-DATIV) Hold time, hsusbx_data[0:7] valid after hsusbx_clk rising edge 0.2 ns (1) In hsusbx, x is equal to 1 or 2. Table 6-100. High-Speed USB Switching Characteristics – 12-bit Master Mode(1) N O. PARAMETER 1.15 V UNIT MIN MAX HSU0 fp(CLK) hsusbx_clk clock frequency 60 MHz tj(CLK) Jitter standard deviation(2), hsusbx_clk 200 ps HSU1 td(clkL-STPV) Delay time, hsusbx_clk high to output hsusbx_stp valid 13 ns td(clkL-STPIV) Delay time, hsusbx_clk high to output hsusbx_stp invalid 2 ns HSU2 td(clkL-DV) Delay time, hsusbx_clk high to output hsusbx_data[0:7] valid 13 ns td(clkL-DIV) Delay time, hsusbx_clk high to output hsusbx_data[0:7] invalid 2 ns (1) In hsusbx, x is equal to 1 or 2. (2) The jitter probability density can be approximated by a Gaussian function. Submit Documentation Feedback TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS 223 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
