数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F372VB 数据表(PDF) 104 Page - STMicroelectronics

部件名 STM32F372VB
功能描述  ARM Cortex-M4F 32b MCUFPU, up to 256KB Flash32KB SRAM timers
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F372VB 数据表(HTML) 104 Page - STMicroelectronics

Back Button STM32F372VB Datasheet HTML 100Page - STMicroelectronics STM32F372VB Datasheet HTML 101Page - STMicroelectronics STM32F372VB Datasheet HTML 102Page - STMicroelectronics STM32F372VB Datasheet HTML 103Page - STMicroelectronics STM32F372VB Datasheet HTML 104Page - STMicroelectronics STM32F372VB Datasheet HTML 105Page - STMicroelectronics STM32F372VB Datasheet HTML 106Page - STMicroelectronics STM32F372VB Datasheet HTML 107Page - STMicroelectronics STM32F372VB Datasheet HTML 108Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 128 page
background image
Electrical characteristics
STM32F37x
104/128
Doc ID 022691 Rev 3
Table 68.
TIMx(1) (2)characteristics
1.
TIMx is used as a general term to refer to the TIM2, TIM3, TIM4, TIM5, TIM6, TIM7, TIM12, TIM13, TIM14,
TIM15, TIM16 , TIM17, TIM18 and TIM19 timers.
2.
Data based on characterization results, not tested in production.
Symbol
Parameter
Conditions
Min
Max
Unit
tres(TIM)
Timer resolution time
1
tTIMxCLK
fTIMxCLK = 72 MHz
13.9
ns
fEXT
Timer external clock
frequency on CH1 to CH4
0
fTIMxCLK/2
MHz
fTIMxCLK = 72 MHz
0
24
MHz
ResTIM
Timer resolution
TIMx (except TIM2)
16
bit
TIM2
32
tCOUNTER 16-bit counter clock period
1
65536
tTIMxCLK
fTIMxCLK = 72 MHz
0.0139
910
µs
tMAX_COUNT
Maximum possible count
with 32-bit counter
65536 × 65536
tTIMxCLK
fTIMxCLK = 72 MHz
59.65
s
Table 69.
IWDG min/max timeout period at 40 kHz (LSI) (1)(2)
1.
These timings are given for a 40 kHz clock but the microcontroller’s internal RC frequency can vary from 30
to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing
of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.
2.
Data based on characterization results, not tested in production.
Prescaler divider
PR[2:0] bits
Min timeout (ms) RL[11:0]=
0x000
Max timeout (ms) RL[11:0]=
0xFFF
/4
0
0.1
409.6
/8
1
0.2
819.2
/16
2
0.4
1638.4
/32
3
0.8
3276.8
/64
4
1.6
6553.6
/128
5
3.2
13107.2
/256
7
6.4
26214.4
Table 70.
WWDG min-max timeout value @72 MHz (PCLK)
Prescaler
WDGTB
Min timeout value
Max timeout value
1
0
0.05687
3.6409
2
1
0.1137
7.2817
4
2
0.2275
14.564
8
3
0.4551
29.127



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com