L6470PD datasheet(15/70 Pages) STMICROELECTRONICS

15 / 70 page

L6470

Electrical characteristics

Doc ID16737 Rev 5

15/70

tcpwu

Charge pump power-on and wake-up time

Power bridges disabled,

Cp = 10 nF, Cboot = 220 nF

650

μs

Internal voltage regulator

VREG

Voltage regulator output voltage

2.9

3.2

IREG

Voltage regulator output current

VREG, drop

Voltage regulator output voltage drop

IREG = 40 mA

IREG,STBY

Voltage regulator standby output current

Integrated analog-to-digital converter

NADC

Analog-to-digital converter resolution

bit

VADC,ref

Analog-to-digital converter reference voltage

VRE

Analog-to-digital converter sampling

frequency

fPWM

kHz

Accuracy depends on oscillator frequency accuracy.

Tested at 25 °C in a restricted range and guaranteed by characterization.

Rise and fall time depends on motor supply voltage value. Refer to SRout values in order to evaluate the actual rise and fall

time.

Not valid for STBY/RST pin which has internal pull-down resistor.

Not valid for SW and CS pins which have internal pull-up resistors.

FLAG, BUSY and SYNC open drain outputs included.

See Figure 18 – SPI timings diagram for details.

Table 5.

Electrical characteristics (continued)

Symbol

Parameter

Test condition

Min. Typ.

Max. Unit

L6470PD 数据表(PDF) 15 Page - STMicroelectronics

L6470PD 数据表(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载