L6470PD datasheet(32/70 Pages) STMICROELECTRONICS

32 / 70 page

Functional description

L6470

32/70

Doc ID16737 Rev 5

Figure 14.

Internal 3 V linear regulator

6.17

BUSY\SYNC pin

This pin is an open drain output which can be used as the busy flag or synchronization

signal according to the SYNC_EN bit value (STEP_MODE register).

6.17.1

BUSY operation mode

The pin works as busy signal when the SYNC_EN bit is set low (default condition). In this

mode the output is forced low while a constant speed, absolute positioning or motion

command is under execution. The BUSY pin is released when the command has been

executed (target speed or target position reached). The STATUS register includes a BUSY

flag that is the BUSY pin mirror (see Section 9.1.22).

In the case of daisy chain configuration, BUSY pins of different ICs can be hard-wired to

save host controller GPIOs.

6.17.2

SYNC operation mode

The pin works as synchronization signal when the SYNC_EN bit is set high. In this mode a

step-clock signal is provided on the output according to a SYNC_SEL and STEP_SEL

parameter combination (see Section 9.1.19).

VREG

VDD

VSA

VSB

AGND

DGND

VDD

μC

VREG

VDD

VSA

VSB

AGND

DGND

3.3V

REG.

VBAT

Logig supplied by

INTERNAL voltage regulator

Logig supplied by

EXTERNAL voltage regulator

L6470PD 数据表(PDF) 32 Page - STMicroelectronics

L6470PD 数据表(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载