| 数据搜索系统,热门电子元器件搜索 |
|
JS28F512P30TFA 数据表(PDF) 23 Page - Micron Technology |
|
|
|||||||||||||||||||||||||||||
JS28F512P30TFA 数据表(HTML) 23 Page - Micron Technology |
|
23 / 86 page ![]() Datasheet Sept 2012 23 Order Number:208042-0 6 P30-65nm 7.3 Read CFI The Read CFI command instructs the device to output Common Flash Interface data when read. See Figure 6.1, “Device Command Codes” on page 19. Section A.1, “Common Flash Interface” on page 61 shows CFI information and address offsets within the CFI database. 7.4 Read Status Register To read the Status Register, issue the Read Status Register command at any address. Status Register information is available to which the Read Status Register, Word Program, or Block Erase command was issued. SRD is automatically made available following a Word Program, Block Erase, or Block Lock command sequence. Reads from the device after any of these command sequences outputs the device’s status until another valid command is written (e.g. the Read Array command). The Status Register is read using single asynchronous-mode or synchronous burst mode reads. SRD is output on DQ[7:0], while 0x00 is output on DQ[15:8]. In asynchronous mode the falling edge of OE#, or CE# (whichever occurs first) updates and latches the Status Register contents. However, when reading the Status Register in synchronous burst mode, CE# or ADV# must be toggled to update SRD. The Device Write Status bit (SR.7) provides overall status of the device. SR[6:1] present status and error information about the program, erase, suspend, VPP, and block-locked operations. See Table 12, “Status Register Description” on page 34 for the description of the Status Register. 7.5 Clear Status Register The Clear Status Register command clears the Status Register. It functions independent of VPP. The WSM sets and clears SR[7], but it sets bits SR[5:3,1] without clearing them. The Status Register should be cleared before starting a command sequence to avoid any ambiguity. A device reset also clears the Status Register. Lock Register 1 0x89 PR-LK1 OTP Register lock data 128-bit User-Programmable OTP registers 0x8A–0x109 User OTP Register data Notes: 1. BBA = Block Base Address. 2. DBA = Device base Address, Numonyx reserves other configuration address locations. 3. The GPR is used as read out register for Extended Function Interface command. Table 9: Device ID codes ID Code Type Device Density Device Identifier Codes -T (Top Parameter) -B (Bottom Parameter) -E (Symmetrical Blocks) Device Code 512-Mbit 8960 8961 8999 1-Gbit 8962 8963 899A Note: The 2-Gbit devices do not have a unique Device ID associated with them. Each die within the stack can be identified by either of the 1-Gbit Device ID codes depending on its configuration. Table 8: Device Identifier Information (Sheet 2 of 2) Item Address(1,2) Data(x16) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |