数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7654ASTZ 数据表(PDF) 7 Page - Analog Devices

部件名 AD7654ASTZ
功能描述  16-Bit, 500 kSPS PulSAR짰 Dual, 2-Channel, Simultaneous Sampling ADC
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7654ASTZ 数据表(HTML) 7 Page - Analog Devices

Back Button AD7654ASTZ Datasheet HTML 3Page - Analog Devices AD7654ASTZ Datasheet HTML 4Page - Analog Devices AD7654ASTZ Datasheet HTML 5Page - Analog Devices AD7654ASTZ Datasheet HTML 6Page - Analog Devices AD7654ASTZ Datasheet HTML 7Page - Analog Devices AD7654ASTZ Datasheet HTML 8Page - Analog Devices AD7654ASTZ Datasheet HTML 9Page - Analog Devices AD7654ASTZ Datasheet HTML 10Page - Analog Devices AD7654ASTZ Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
AD7654
Rev. B | Page 7 of 28
ABSOLUTE MAXIMUM RATINGS
Table 5.
Parameter
Values
Analog Inputs
INAx1, INBx1, REFx, INxN,
REFGND
AVDD + 0.3 V to
AGND
− 0.3 V
Ground Voltage Differences
AGND, DGND, OGND
±0.3 V
Supply Voltages
AVDD, DVDD, OVDD
−0.3 V to +7 V
AVDD to DVDD, AVDD to OVDD
±7 V
DVDD to OVDD
−0.3 V to +7 V
Digital Inputs
−0.3 V to DVDD + 0.3 V
Internal Power Dissipation2
700 mW
Internal Power Dissipation3
2.5 W
Junction Temperature
150°C
Storage Temperature Range
−65°C to +150°C
Lead Temperature Range
(Soldering 10 sec)
300°C
1 See Analog Inputs section.
2 Specification is for device in free air:
48-lead LQFP:
θJA = 91°C/W, θJC = 30°C/W.
3 Specification is for device in free air: 48-lead LFCSP; θJA = 26°C/W.
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
TO OUTPUT
PIN
CL
60pF*
500µA
IOH
1.6mA
IOL
1.4V
*IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND
SDOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD
CL OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.
Figure 2. Load Circuit for Digital Interface Timing
(SDOUT, SYNC, SCLK Outputs, CL = 10 pF)
0.8V
2V
2V
0.8V
tDELAY
2V
0.8V
tDELAY
Figure 3. Voltage Reference Levels for Timing
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on
the human body and test equipment and can discharge without detection. Although this product features
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com