MPC8314VRADDA datasheet(61/101 Pages) FREESCALE

61 / 101 page

MPC8314E PowerQUICC II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

PCI Express

Maximum time to

transition to a valid

electrical idle after

sending an electrical idle

ordered set

TTX-IDLE-SET-TO-IDLE After sending an Electrical Idle ordered

set, the Transmitter must meet all

Electrical Idle Specifications within this

time. This is considered a debounce time

for the Transmitter to meet Electrical Idle

after transitioning from L0.

——

—

Maximum time to

transition to valid TX

specifications after leaving

an electrical idle condition

TTX-IDLE-TO-DIFF-DATA Maximum time to meet all TX

specifications when transitioning from

Electrical Idle to sending differential data.

This is considered a debounce time for the

TX to meet all TX specifications after

leaving Electrical Idle

——

—

Differential return loss

RLTX-DIFF

Measured over 50 MHz to 1.25 GHz.

—

Common mode return

loss

RLTX-CM

Measured over 50 MHz to 1.25 GHz.

—

DC differential TX

impedance

ZTX-DIFF-DC

TX DC Differential mode Low Impedance

100

120



—

Transmitter DC

impedance

ZTX-DC

Required TX D+ as well as D- DC

Impedance during all states

—



—

Lane-to-Lane output skew

LTX-SKEW

Static skew between any two Transmitter

Lanes within a single Link

—

500 + 2

—

AC coupling capacitor

CTX

All Transmitters shall be AC coupled. The

AC coupling is required either within the

media or within the transmitting

component itself.

—

200

Crosslink random timeout

Tcrosslink

This random timeout helps resolve

conflicts in crosslink configuration by

eventually resulting in only one

Downstream and one Upstream Port.

0—

Note:

1. No test load is necessarily associated with this value.

2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 51 and measured over any 250

consecutive TX UIs. (Also refer to the transmitter compliance eye diagram shown in Figure 49.)

3. A TTX-EYE = 0.70 UI provides for a total sum of deterministic and random jitter budget of TTX-JITTER-MAX = 0.30 UI for the transmitter

collected over any 250 consecutive TX UIs. The TTX-EYE-MEDIAN-to-MAX-JITTER median is less than half of the total TX jitter budget

collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes

the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.

4. The transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode return loss

greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid

input levels. The reference impedance for return loss measurements is 50

 to ground for both the D+ and D– line (that is, as measured

by a vector network analyzer with 50-

 probes, see Figure 51). Note that the series capacitors, C

TX, is optional for the return loss

measurement.

5. Measured between 20%–80% at transmitter package pins into a test load as shown in Figure 51 for both VTX-D+ and VTX-D-.

6. See Section 4.3.1.8 of the PCI Express Base Specifications, Rev 1.0a.

7. See Section 4.2.6.3 of the PCI Express Base Specifications, Rev 1.0a.

8. MPC8315E SerDes transmitter does not have CTX built-in. An external AC Coupling capacitor is required

Table 54. Differential Transmitter (TX) Output Specifications (continued)

Parameter

Symbol

Comments

Min

Typical

Max

Unit

Note

MPC8314VRADDA 数据表(PDF) 61 Page - Freescale Semiconductor, Inc

MPC8314VRADDA 数据表(HTML) 61 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载