数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8314VRADDA 数据表(PDF) 19 Page - Freescale Semiconductor, Inc

部件名 MPC8314VRADDA
功能描述  PowerQUICC II Pro Processor Hardware Specifications
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8314VRADDA 数据表(HTML) 19 Page - Freescale Semiconductor, Inc

Back Button MPC8314VRADDA Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8314VRADDA Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8314VRADDA Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8314VRADDA Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8314VRADDA Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8314VRADDA Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8314VRADDA Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8314VRADDA Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8314VRADDA Datasheet HTML 23Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 101 page
background image
MPC8314E PowerQUICC II Pro Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
19
DDR and DDR2 SDRAM
This figure shows the DDR SDRAM input AC timing for the tolerated MDQS to MDQ skew (tDISKEW)
Figure 5. Timing Diagram for tDISKEW
7.2.2
DDR and DDR2 SDRAM Output AC Timing Specifications
Controller Skew for MDQS—MDQ
266 MHz
200 MHz
tCISKEW
–750
–1250
750
1250
ps
1, 2
Note:
1. tCISKEW represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit to
be captured with MDQS[n]. This should be subtracted from the total timing budget.
2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called tDISKEW. This can be
determined by the following equation: tDISKEW =+/–(T/4 – abs(tCISKEW)) where T is the clock period and abs(tCISKEW) is the
absolute value of tCISKEW.
Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications
At recommended operating conditions
Parameter
Symbol 1
Min
Max
Unit
Note
MCK[n] cycle time at MCK[n]/MCK[n] crossing
tMCK
7.5
10
ns
2
ADDR/CMD output setup with respect to MCK
266 MHz
200 MHz
tDDKHAS
2.9
3.5
—
—
ns
3
ADDR/CMD output hold with respect to MCK
266 MHz
200 MHz
tDDKHAX
3.15
4.20
—
—
ns
3
MCS[n] output setup with respect to MCK
266 MHz
200 MHz
tDDKHCS
3.15
4.20
—
—
ns
3
Table 19. DDR SDRAM Input AC Timing Specifications
At recommended operating conditions with GVDD of (2.5V ± 200 mV)
MCK[n]
MCK[n]
tMCK
MDQ[x]
MDQS[n]
tDISKEW
D1
D0
tDISKEW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com