MPC8314VRADDA datasheet(72/101 Pages) FREESCALE

部件名	MPC8314VRADDA

功能描述	PowerQUICC II Pro Processor Hardware Specifications

PDF	101 Pages

Scroll/Zoom	100%

制造商	FREESCALE [Freescale Semiconductor, Inc]

网页	http://www.freescale.com

标志

72 / 101 page

MPC8314E PowerQUICC II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

Package and Pin Listings

This figure shows the TDM transmit signal timing.

Figure 58. TDM Transmit Signals

22 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8314E is available in

a thermally enhanced plastic ball grid array (TEPBGA II), see Section 22.1, “Package Parameters for the

MPC8314E TEPBGA II,” and Section 22.2, “Mechanical Dimensions of the TEPBGA II,” for information

on the TEPBGA II.

22.1

Package Parameters for the MPC8314E TEPBGA II

The package parameters are as provided in the following list. The package type is 29 mm

 29 mm,

TEPBGA II.

Package outline

29 mm

 29 mm

Interconnects

620

Pitch

1 mm

Module height (typical)

2.23 mm

Solder balls

96.5 Sn/3.5 Ag (VR package)

Ball diameter (typical)

0.6 mm

TDMxTCK

TDMxTD

TDMxRCK

TDMxTFS (output)

TDMxTFS (input)

tDM

tDM_HIGH

tDM_LOW

tDMIVKH

tDM_OUTAC

tDMFSIXKH

tDMTKHOV

tDMTKHOX

tDM_OUTHI

tDMFSKHOV

tDMFSKHOX

MPC8314VRADDA 数据表(PDF) 72 Page - Freescale Semiconductor, Inc

MPC8314VRADDA 数据表(HTML) 72 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载